データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

FM25V02-DGTR データシート(PDF) 3 Page - Ramtron International Corporation

部品番号 FM25V02-DGTR
部品情報  256Kb Serial 3V F-RAM Memory
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  RAMTRON [Ramtron International Corporation]
ホームページ  http://www.ramtron.com
Logo RAMTRON - Ramtron International Corporation

FM25V02-DGTR データシート(HTML) 3 Page - Ramtron International Corporation

  FM25V02-DGTR Datasheet HTML 1Page - Ramtron International Corporation FM25V02-DGTR Datasheet HTML 2Page - Ramtron International Corporation FM25V02-DGTR Datasheet HTML 3Page - Ramtron International Corporation FM25V02-DGTR Datasheet HTML 4Page - Ramtron International Corporation FM25V02-DGTR Datasheet HTML 5Page - Ramtron International Corporation FM25V02-DGTR Datasheet HTML 6Page - Ramtron International Corporation FM25V02-DGTR Datasheet HTML 7Page - Ramtron International Corporation FM25V02-DGTR Datasheet HTML 8Page - Ramtron International Corporation FM25V02-DGTR Datasheet HTML 9Page - Ramtron International Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 17 page
background image
FM25V02 - 256Kb SPI FRAM
Rev. 2.0
May 2010
Page 3 of 17
Overview
The FM25V02 is a serial F-RAM memory. The
memory array is logically organized as 32,768 x 8
and is accessed using an industry standard Serial
Peripheral Interface or SPI bus. Functional operation
of the F-RAM is similar to Serial Flash. The major
differences between the FM25V02 and a Serial Flash
with the same pinout are the F-RAM’s superior write
performance, very high endurance, and lower power
consumption.
Memory Architecture
When accessing the FM25V02, the user addresses
32K locations of 8 data bits each. These data bits are
shifted serially. The addresses are accessed using the
SPI protocol, which includes a chip select (to permit
multiple devices on the bus), an op-code, and a two-
byte address. The complete address of 15-bits
specifies each byte address uniquely.
Most functions of the FM25V02 either are controlled
by the SPI interface or are handled automatically by
on-board circuitry. The access time for memory
operation is essentially zero, beyond the time needed
for the serial protocol. That is, the memory is read or
written at the speed of the SPI bus. Unlike Serial
Flash, it is not necessary to poll the device for a ready
condition since writes occur at bus speed. So, by the
time a new bus transaction can be shifted into the
device, a write operation will be complete. This is
explained in more detail in the interface section.
Users expect several obvious system benefits from
the FM25V02 due to its fast write cycle and high
endurance as compared to Serial Flash. In addition
there are less obvious benefits as well. For example
in a high noise environment, the fast-write operation
is less susceptible to corruption than Serial Flash
since it is completed quickly. By contrast, Serial
Flash requiring milliseconds to write is vulnerable to
noise during much of the cycle.
Serial Peripheral Interface – SPI Bus
The FM25V02 employs a Serial Peripheral Interface
(SPI) bus. It is specified to operate at speeds up to
40MHz. This high-speed serial bus provides high
performance serial communication to a host
microcontroller. Many common microcontrollers
have hardware SPI ports allowing a direct interface.
It is quite simple to emulate the port using ordinary
port pins for microcontrollers that do not. The
FM25V02 operates in SPI Mode 0 and 3.
Protocol Overview
The SPI interface is a synchronous serial interface
using clock and data pins. It is intended to support
multiple devices on the bus. Each device is activated
using a chip select. Once chip select is activated by
the bus master, the FM25V02 will begin monitoring
the clock and data lines. The relationship between the
falling edge of /S, the clock and data is dictated by
the SPI mode. The device will make a determination
of the SPI mode on the falling edge of each chip
select. While there are four such modes, the
FM25V02 supports only modes 0 and 3. Figure 2
shows the required signal relationships for modes 0
and 3.
For both modes, data is clocked into the
FM25V02 on the rising edge of C and data is
expected on the first rising edge after /S goes active.
If the clock starts from a high state, it will fall prior to
the first data transfer in order to create the first rising
edge.
The SPI protocol is controlled by op-codes. These
op-codes specify the commands to the device. After
/S is activated the first byte transferred from the bus
master is the op-code. Following the op-code, any
addresses and data are then transferred.
Certain op-codes are commands with no subsequent
data transfer. The /S must go inactive after an
operation is complete and before a new op-code can
be issued. There is one valid op-code only per active
chip select.
SPI Mode 0: CPOL=0, CPHA=0
SPI Mode 3: CPOL=1, CPHA=1
Figure 2. SPI Modes 0 & 3


同様の部品番号 - FM25V02-DGTR

メーカー部品番号データシート部品情報
logo
Cypress Semiconductor
FM25V02-DGTR CYPRESS-FM25V02-DGTR Datasheet
549Kb / 17P
   256Kb Serial 3V F-RAM Memory
FM25V02-DGTR CYPRESS-FM25V02-DGTR Datasheet
504Kb / 18P
   256Kb Serial 3V F-RAM Memory
More results

同様の説明 - FM25V02-DGTR

メーカー部品番号データシート部品情報
logo
Cypress Semiconductor
FM24V02 CYPRESS-FM24V02 Datasheet
401Kb / 16P
   256Kb Serial 3V F-RAM Memory
logo
Ramtron International C...
FM24V02 RAMTRON-FM24V02 Datasheet
200Kb / 15P
   256Kb Serial 3V F-RAM Memory
FM24V02 RAMTRON-FM24V02_10 Datasheet
341Kb / 16P
   256Kb Serial 3V F-RAM Memory
logo
Cypress Semiconductor
FM25V02 CYPRESS-FM25V02 Datasheet
549Kb / 17P
   256Kb Serial 3V F-RAM Memory
FM25V02 CYPRESS-FM25V02_13 Datasheet
504Kb / 18P
   256Kb Serial 3V F-RAM Memory
logo
Ramtron International C...
FM25V10 RAMTRON-FM25V10 Datasheet
333Kb / 16P
   1Mb Serial 3V F-RAM Memory
logo
Cypress Semiconductor
FM24CL64B CYPRESS-FM24CL64B Datasheet
354Kb / 13P
   64Kb Serial 3V F-RAM Memory
FM24V01 CYPRESS-FM24V01 Datasheet
378Kb / 14P
   128Kb Serial 3V F-RAM Memory
FM25L16B CYPRESS-FM25L16B Datasheet
473Kb / 14P
   16Kb Serial 3V F-RAM Memory
FM24CL16B CYPRESS-FM24CL16B_13 Datasheet
364Kb / 14P
   16Kb Serial 3V F-RAM Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com