データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

74FCT388915T133J データシート(PDF) 5 Page - Integrated Device Technology

部品番号 74FCT388915T133J
部品情報  3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  IDT [Integrated Device Technology]
ホームページ  http://www.idt.com
Logo IDT - Integrated Device Technology

74FCT388915T133J データシート(HTML) 5 Page - Integrated Device Technology

  74FCT388915T133J Datasheet HTML 1Page - Integrated Device Technology 74FCT388915T133J Datasheet HTML 2Page - Integrated Device Technology 74FCT388915T133J Datasheet HTML 3Page - Integrated Device Technology 74FCT388915T133J Datasheet HTML 4Page - Integrated Device Technology 74FCT388915T133J Datasheet HTML 5Page - Integrated Device Technology 74FCT388915T133J Datasheet HTML 6Page - Integrated Device Technology 74FCT388915T133J Datasheet HTML 7Page - Integrated Device Technology 74FCT388915T133J Datasheet HTML 8Page - Integrated Device Technology 74FCT388915T133J Datasheet HTML 9Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 10 page
background image
COMMERCIALTEMPERATURERANGE
IDT74FCT388915T
3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER (3-STATE)
5
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
Symbol
Parameter
Condition(1)
Min.
Max.
Unit
tRISE/FALL
Rise/Fall Time
Load = 50
Ω to VCC/2, CL = 20pF
0.2(2)
2ns
All Outputs
(between 0.8V and 2V)
tPULSEWIDTH(3)
Output Pulse Width
Load = 50
Ω to VCC/2, CL = 20pF
0.5tCYCLE –0.8(5) 0.5tCYCLE+ 0.8(5)
ns
Q,
Q, Q/2 outputs(3)
Q0-Q4,
Q5, Q/2, @ 1.5V
tPULSEWIDTH
Output Pulse Width
0.5tCYCLE–1(5)
0.5tCYCLE+ 1(5)
ns
2QOutput(3)
2Q @ 1.5V
tPD
SYNC input to FEEDBACK delay
Load = 50
Ω to VCC/2, CL = 20pF
+0.1
+1.3
ns
SYNC-FEEDBACK(3) (measured at SYNC0 or 1 and FEEDBACK input pins)
0.1µF from LF to Analog GND(5)
tSKEWr
Output to Output Skew between outputs 2Q, Q0-Q4,
Load = 50
Ω to VCC/2, CL = 20pF
600
ps
(rising)(3,4)
Q/2 (rising edges only)
tSKEWf
Output to Output Skew
250
ps
(falling)(3,4)
between outputs Q0-Q4 (falling edges only)
tSKEWall(3,4)
Output to Output Skew
800
ps
2Q, Q/2, Q0-Q4 rising,
Q5 falling
tLOCK(6)
Time required to acquire Phase-Lock from time
1(2)
10
ms
SYNC input signal is received
tPZH
OutputEnableTime
3(2)
14
ns
tPZL
OE/
RST (LOW-to-HIGH) to Q, 2Q, Q/2, Q
tPHZ
OutputDisableTime
3(2)
14
ns
tPLZ
OE/
RST (HIGH-to-LOW) to Q, 2Q, Q/2, Q
GENERAL AC SPECIFICATION NOTES:
1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested.
3. These specifications are guaranteed but not production tested.
4. Under equally loaded conditions, as specified under test conditions and at a fixed temperature and voltage.
5. tCYCLE = 1/frequency at which each output (Q,
Q, Q/2 or 2Q) is expected to run.
6. With VCC fully powered-on and an output properly connected to the FEEDBACK pin, tLOCK Max. is with C1 = 0.1µF, tLOCK Min. is with C1 = 0.01µF. (Where C1 is loop filter
capacitor shown in Figure 2).
7. The wiring diagrams and written explanations of Figure 3 demonstrate the input and output frequency relationships for various possible feedback configurations. The allowable
SYNC input range to stay in the phase-locked condition is also indicated. There are two allowable SYNC frequency ranges, depending on whether FREQ_SEL is HIGH or LOW.
Also it is possible to feed back the
Q5 output, thus creating a 180° phase shift between the SYNC input and the Q outputs. The table below summarizes the allowable SYNC
frequency range for each possible configuration.
FREQ_SEL
Feedback
Allowable SYNC Input
Corresponding 2Q Output
Phase Relationship of the Q Outputs
Level
Output
Frequency Range (MHZ)
Frequency Range
to Rising SYNC Edge
HIGH
Q/2
10 to (2x_Q fMAX Spec)/4
40 to (2Q fMAX Spec)
HIGH
Any Q (Q0-Q4)
20 to (2x_Q fMAX Spec)/2
40 to (2Q fMAX Spec)
HIGH
Q5
20 to (2x_Q fMAX Spec)/2
40 to (2Q fMAX Spec)
180°
HIGH
2X_Q
40 to (2x_Q fMAX Spec)
40 to (2Q fMAX Spec)
LOW
Q/2
5 to (2x_Q fMAX Spec)/8
20 to (2Q fMAX Spec)/2
LOW
Any Q (Q0-Q4)
10 to (2x_Q fMAX Spec)/4
20 to (2Q fMAX Spec)/2
LOW
Q5
10 to (2x_Q fMAX Spec)/4
20 to (2Q fMAX Spec)/2
180°
LOW
2X_Q
20 to (2x_Q fMAX Spec)/2
20 to (2Q fMAX Spec)/2


同様の部品番号 - 74FCT388915T133J

メーカー部品番号データシート部品情報
logo
Renesas Technology Corp
74FCT3807 RENESAS-74FCT3807 Datasheet
473Kb / 20P
   HIGH-SPEED 3.3V 32/16K x 16 SYNCHRONOUS DUAL-PORT STATIC RAM
AUGUST 2019
74FCT3807 RENESAS-74FCT3807 Datasheet
394Kb / 20P
   HIGH-SPEED 3.3V 64K x18/x16 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM
MARCH 2018
74FCT38072DCGI RENESAS-74FCT38072DCGI Datasheet
218Kb / 6P
   3.3V CMOS 1-TO-2 CLOCK DRIVER
MAY 2010
logo
Integrated Device Techn...
74FCT38072DGGI IDT-74FCT38072DGGI Datasheet
58Kb / 5P
   3.3V CMOS 1-TO-2 CLOCK DRIVER
74FCT38072S IDT-74FCT38072S Datasheet
125Kb / 11P
   Low additive phase jitter RMS
More results

同様の説明 - 74FCT388915T133J

メーカー部品番号データシート部品情報
logo
Integrated Device Techn...
IDT74FCT388915T IDT-IDT74FCT388915T Datasheet
145Kb / 11P
   3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER WITH (3-STATE)
logo
Renesas Technology Corp
IDT74FCT388915T RENESAS-IDT74FCT388915T Datasheet
506Kb / 13P
   3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)
MARCH 2016
logo
Integrated Device Techn...
IDT74FCT88915TT IDT-IDT74FCT88915TT Datasheet
140Kb / 11P
   LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)
IDT74FCT3932-100 IDT-IDT74FCT3932-100 Datasheet
131Kb / 9P
   3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER
logo
Motorola, Inc
MC88LV915T MOTOROLA-MC88LV915T_01 Datasheet
143Kb / 12P
   Low Voltage Low Skew CMOS PLL Clock Driver, 3-State
logo
Exar Corporation
XRK39910 EXAR-XRK39910 Datasheet
229Kb / 9P
   3.3V LOW SKEW PLL CLOCK DRIVER
logo
Motorola, Inc
MC88LV915T MOTOROLA-MC88LV915T Datasheet
127Kb / 11P
   LOW SKEW CMOS PLL CLOCK DRIVER
MC88915TFN55 MOTOROLA-MC88915TFN55 Datasheet
216Kb / 20P
   LOW SKEW CMOS PLL CLOCK DRIVER
logo
Integrated Device Techn...
QS5LV931 IDT-QS5LV931 Datasheet
62Kb / 8P
   3.3V LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER
logo
Motorola, Inc
MC88915FN70 MOTOROLA-MC88915FN70 Datasheet
154Kb / 13P
   Low Skew CMOS PLL Clock Driver
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com