データシートサーチシステム |
|
AD5664 データシート(PDF) 8 Page - Analog Devices |
|
AD5664 データシート(HTML) 8 Page - Analog Devices |
8 / 36 page AD5750/AD5750-1/AD5750-2 Data Sheet Rev. D | Page 8 of 36 TIMING CHARACTERISTICS AVDD/AVSS = ±12 V (± 10%) to ±24 V (± 10%), DVCC = 2.7 V to 5.5 V, GND = 0 V. VOUT: RLOAD = 2 kΩ, CL = 200 pF, IOUT: RLOAD = 300 Ω. All specifications TMIN to TMAX, unless otherwise noted. Table 3. Parameter1, 2 Limit at TMIN, TMAX Unit Description t1 20 ns min SCLK cycle time t2 8 ns min SCLK high time t3 8 ns min SCLK low time t4 5 ns min SYNC falling edge to SCLK falling edge setup time t5 10 ns min 16th SCLK falling edge to SYNC rising edge (on 24th SCLK falling edge if using PEC) t6 5 ns min Minimum SYNC high time (write mode) t7 5 ns min Data setup time t8 5 ns min Data hold time t9, t10 1.5 µs max CLEAR pulse low/high activation time t11 5 ns min Minimum SYNC high time (read mode) t12 40 ns max SCLK rising edge to SDO valid (SDO CL = 15 pF) t13 10 ns min RESET pulse low time 1 Guaranteed by characterization, but not production tested. 2 All input signals are specified with tR = tF = 5 ns (10% to 90% of DVCC) and timed from a voltage level of 1.2 V. |
同様の部品番号 - AD5664 |
|
同様の説明 - AD5664 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |