データシートサーチシステム |
|
SLX24C32 データシート(PDF) 9 Page - Siemens Semiconductor Group |
|
SLX24C32 データシート(HTML) 9 Page - Siemens Semiconductor Group |
9 / 26 page SLx 24C32 Semiconductor Group 9 Preliminary 1998-07-27 4 Device Addressing and EEPROM Addressing After a START condition, the master always transmits a command byte CSW or CSR. After the acknowledge of the EEPROM control bytes follow, their contents and the transmitter depend on the previous command byte. The description of the command and control bytes is shown in table 2. The device has an internal address counter which points to the current EEPROM address. The address counter is incremented – after a data byte to be written has been acknowledged, during entry of further data byte – during a byte read, thus the address counter points to the following address after reading a data byte. The timing conventions for read and write operations are described in figures 5 and 6. Command Byte Selects one of the 8 addressable slave devices: The chip select bits CS2, CS1 and CS0 (bit positions b3 to b1) are compared to their corresponding hard wired input pins CS2, CS1 and CS0, respectively. Selects operation: the least significant bit b0 is low for a write operation (Chip Select Write Command Byte, CSW) or set high for a read operation (Chip Select Read Command Byte, CSR). Control Bytes Following CSW (b0 = 0): The address bytes AHI/ALO containing the address bits A0 to A11 are transmitted by the master. Following CSR (b0 = 1): The EEPROM transmits the read out data. EEPROM data are read as long as the master pulls down SDA after each byte in order to acknowledge the transfer. The read operation is stopped by the master by releasing SDA (no acknowledge is applied) followed by a STOP condition. Table 2 Command and Control Byte for I 2C-Bus Addressing of Chip and EEPROM Command Definition Function b7 b6 b5 b4 b3 b2 b1 b0 CSW 1 0 1 0 CS2 CS1 CS0 0 chip select for write CSR 1 0 1 0 CS2 CS1 CS0 1 chip select for read AHI 0 0 0 0 A11 A10 A9 A8 high address ALO A7 A6A5 A4A3A2 A1A0 low address DATA D7 D6 D5 D4 D3 D2 D1 D0 data byte |
同様の部品番号 - SLX24C32 |
|
同様の説明 - SLX24C32 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |