データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CDCUN1208LP データシート(PDF) 3 Page - Texas Instruments

Click here to check the latest version.
部品番号 CDCUN1208LP
部品情報  400 MHz Low Power 2:8 Fan-Out Buffer
Download  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI - Texas Instruments

CDCUN1208LP データシート(HTML) 3 Page - Texas Instruments

  CDCUN1208LP Datasheet HTML 1Page - Texas Instruments CDCUN1208LP Datasheet HTML 2Page - Texas Instruments CDCUN1208LP Datasheet HTML 3Page - Texas Instruments CDCUN1208LP Datasheet HTML 4Page - Texas Instruments CDCUN1208LP Datasheet HTML 5Page - Texas Instruments CDCUN1208LP Datasheet HTML 6Page - Texas Instruments CDCUN1208LP Datasheet HTML 7Page - Texas Instruments CDCUN1208LP Datasheet HTML 8Page - Texas Instruments CDCUN1208LP Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 43 page
background image
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
10
11
12
13
14
15
16
1
2
3
4
5
6
7
8
UN1208LP
GND
(thermal pad )
OUT1P
OUT1N
VDDO1
OUT2P
OUT2N
OUT3P
OUT3N
VDDO2
OE
ERC
MODE
OUT8N
OUT8P
VDDO4
OUT7N
OUT7P
9
CDCUN1208LP
www.ti.com
SCAS928 – MAY 2012
RHB PACKAGE
(TOP VIEW)
PIN FUNCTIONS(1)
PIN
NAME
DESCRIPTION
NUMBER
GND
Thermal Pad
Power supply ground and thermal relief
Device Power Supply, Provides power to the input section and clock distribution section. Use a power supply
VDD
5
voltage that corresponds to the switching levels of clock input(s) (i.e. 1.8V, 2.5V, or 3.3V).
Device Control Mode Select
OPEN = Device Configured via pins (Pin Mode)
HIGH = Device Configured via I2C
MODE
30
LOW = Device Configured via SPI
Note: For information on control via the serial interface (I2C/ SPI), see DEVICE CONTROL USING THE HOST
INTERFACE section.
Input Divider Pin Control
DIVIDE
1
(HIGH = /4, LOW = /2, OPEN = /1)
Device Output Enable
OE
32
HIGH = Enable, LOW = Disable
Output Edge Rate Control
ERC
31
HIGH = Medium, LOW = Slow, OPEN = Fast
INSEL
2
Input Multiplexer Control
ITTP
8
Input Type Select (HIGH = HCSL, LOW = LVDS, OPEN = LVCMOS)
IN1P
3
Universal Input 1 – Positive Terminal
IN1N
4
Universal Input 1 – Negative Terminal, Ground if using IN1 in single-ended mode
IN2P
6
Universal Input 2 – Positive Terminal
IN2N
7
Universal Input 2 – Negative Terminal, Ground if using IN2 in single-ended mode
OTTP
19
Output Type Select (HIGH = HCSL, LOW = LVDS, OPEN = LVCMOS)
OUT1P
9
Output 1 – Positive Terminal
OUT1N
10
Output 1 – Negative Terminal
VDDO1
11
Output Power Supply – OUT1, OUT2
OUT2P
12
Output 2 – Positive Terminal
(1)
This pin list applies to operation of the device in pin mode. In host mode, certain pins take on an alternate function as outlined in
Table 9.
Copyright © 2012, Texas Instruments Incorporated
Submit Documentation Feedback
3
Product Folder Link(s) :CDCUN1208LP


同様の部品番号 - CDCUN1208LP

メーカー部品番号データシート部品情報
logo
Texas Instruments
CDCU2A877 TI-CDCU2A877 Datasheet
370Kb / 14P
[Old version datasheet]   1.8-V PHASE LOCK LOOP CLOCK DRIVER
CDCU2A877 TI-CDCU2A877 Datasheet
613Kb / 16P
[Old version datasheet]   1.8-V PHASE LOCK LOOP CLOCK DRIVER
CDCU2A877 TI-CDCU2A877 Datasheet
613Kb / 16P
[Old version datasheet]   1.8-V PHASE LOCK LOOP CLOCK DRIVER
CDCU2A877NMKR TI-CDCU2A877NMKR Datasheet
613Kb / 16P
[Old version datasheet]   1.8-V PHASE LOCK LOOP CLOCK DRIVER
CDCU2A877NMKT TI-CDCU2A877NMKT	 Datasheet
613Kb / 16P
[Old version datasheet]   1.8-V PHASE LOCK LOOP CLOCK DRIVER
More results

同様の説明 - CDCUN1208LP

メーカー部品番号データシート部品情報
logo
Integrated Device Techn...
9DBV0831 IDT-9DBV0831_16 Datasheet
326Kb / 19P
   8-output 1.8V PCIe Gen1/2/3 Zero-Delay/Fan-out Buffer
logo
Nexperia B.V. All right...
74AVC9112 NEXPERIA-74AVC9112 Datasheet
205Kb / 16P
   1-to-4 fan-out buffer
Rev. 1 - 23 April 2018
74AVC1T1022 NEXPERIA-74AVC1T1022 Datasheet
270Kb / 25P
   1-to-4 fan-out buffer
74AVC1T1004 NEXPERIA-74AVC1T1004 Datasheet
262Kb / 18P
   1-to-4 fan-out buffer
Rev. 2 - 1 March 2021
logo
Texas Instruments
CDC3RL02YFPR TI1-CDC3RL02YFPR Datasheet
750Kb / 15P
[Old version datasheet]   LOW PHASE-NOISE TWO-CHANNEL CLOCK FAN-OUT BUFFER
CDC3RL02 TI1-CDC3RL02_16 Datasheet
820Kb / 20P
[Old version datasheet]   Low Phase-Noise Two-Channel Clock Fan-Out Buffer
CDC3RL02 TI-CDC3RL02 Datasheet
750Kb / 15P
[Old version datasheet]   LOW PHASE-NOISE TWO-CHANNEL CLOCK FAN-OUT BUFFER
logo
Integrated Device Techn...
9DBV0841 IDT-9DBV0841_16 Datasheet
207Kb / 16P
   8-output 1.8V PCIe Gen1-3 Zero-Delay/Fan-out Buffer
ICS9P936 IDT-ICS9P936 Datasheet
194Kb / 12P
   Low Skew Dual Bank DDR I/II Fan-out Buffer
logo
Renesas Technology Corp
ICS9P936 RENESAS-ICS9P936 Datasheet
326Kb / 13P
   Low Skew Dual Bank DDR I/II Fan-out Buffer
12/03/09
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com