データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

DAC1208D650 データシート(PDF) 11 Page - Integrated Device Technology

部品番号 DAC1208D650
部品情報  Dual 12-bit DAC; up to 650 Msps; 2?? 4??or 8??interpolating with JESD204A interface
Download  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  IDT [Integrated Device Technology]
ホームページ  http://www.idt.com
Logo IDT - Integrated Device Technology

DAC1208D650 データシート(HTML) 11 Page - Integrated Device Technology

Back Button DAC1208D650 Datasheet HTML 7Page - Integrated Device Technology DAC1208D650 Datasheet HTML 8Page - Integrated Device Technology DAC1208D650 Datasheet HTML 9Page - Integrated Device Technology DAC1208D650 Datasheet HTML 10Page - Integrated Device Technology DAC1208D650 Datasheet HTML 11Page - Integrated Device Technology DAC1208D650 Datasheet HTML 12Page - Integrated Device Technology DAC1208D650 Datasheet HTML 13Page - Integrated Device Technology DAC1208D650 Datasheet HTML 14Page - Integrated Device Technology DAC1208D650 Datasheet HTML 15Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 96 page
background image
DAC1208D650 4
© IDT 2012. All rights reserved.
Product data sheet
Rev. 04 — 2 July 2012
11 of 96
Integrated Device Technology
DAC1208D650
2
, 4 or 8 interpolating DAC with JESD204A interface
[1]
D = guaranteed by design; C = guaranteed by characterization; I = 100 % industrially tested.
[2]
Delay between the deassertion of bits FORCE_RESET_FCLK and FORCE_RESET_DCLK and the deassertion of the sync signal. It
reflects the delay required by DAC1208D650 to lock to a JESD204A stream. It supposes that the TX is already transmitting K28.5
characters in error-free conditions.
[3]
CLKINP/CLKINN inputs are at differential LVDS levels. An external termination resistor with a value of between 80
 and 120  (see
Figure 15) should be connected across the pins.
[4]
Vgpd represents the ground potential difference voltage. This is the voltage that results from current flowing through the finite resistance
and the inductance between the receiver and the driver circuit ground voltage.
[5]
Vin_p and Vin_n inputs are differential CML inputs. They are terminated internally to Vtt via 50  (see Figure 4).
[6]
SYNC_OUTP/SYNC_OUTN outputs are differential LVDS outputs. They must be terminated by a resistor with a value of between 80
and 120
.
[7]
IMD3 rejection with
6 dBFS/tone.
10. Application information
10.1 General description
The DAC1208D650 is a dual 12-bit DAC operating up to 650 Msps. With a maximum input
data rate of up to 312.5 Msps and a maximum output sampling rate of 650 Msps, the
DAC1208D650 allows more flexibility for wide bandwidth and multi-carrier systems.
Combined with its quadrature modulator and 32-bit NCO, the DAC1208D650 simplifies
the frequency selection of the system. This is also possible because of the 2
, 4 or 8
interpolation filters which remove undesired images.
DAC1208D650 supports the following JESD204A key features:
10-bit/8-bit decoding
Code group synchronization
inter-lane alignment
1+x14 +x15 scrambling polynomial
Character replacement
TX/RX synchronization management via sync signals
Multiple Converter Device Alignment-Multiple Lanes (MCDA-ML) device
DAC1208D650 can be interfaced with any logic device that features high-speed SERDES
functionality. This macro is now widely available in FPGA from different vendors.
Standalone SERDES ICs can also be used.
To enhance the intrinsic board layout simplification of the JESD204A standard, IDT
includes polarity swapping for each of the lanes and additionally offers lane swapping.
Each physical lane can be configured logically as lane0, lane1, lane2 or lane3.
NSD
noise spectral density
fs =640 Msps;
4
 interpolation;
fo = 133 MHz at 0 dBFS
I-
154
-
dBm/Hz
Table 5.
Characteristics …continued
VDDA(1V8) =VDDD = 1.7 V to 1.9 V; VDDA(3V3) = 3.13 V to 3.47 V; AGND and GND are shorted together; Tamb = 40 C to
+85
C; typical values measured at VDDA(1V8) =VDDD = 1.8 V; VDDA(3V3) =3.3 V; Tamb =+25 C; RL =50 ; IO(fs) =20mA;
maximum sample rate; PLL off unless otherwise specified.
Symbol
Parameter
Conditions
Test[1]
Min
Typ
Max
Unit


同様の部品番号 - DAC1208D650

メーカー部品番号データシート部品情報
logo
NXP Semiconductors
DAC1208D650 NXP-DAC1208D650 Datasheet
573Kb / 98P
   Dual 12-bit DAC; up to 650 Msps; 2횞, 4횞 or 8횞 interpolating with JESD204A interface
Rev. 2-14 December 2010
logo
Renesas Technology Corp
DAC1208D650 RENESAS-DAC1208D650 Datasheet
633Kb / 96P
   Dual 12-bit DAC; up to 650 Msps; 2, 4 or 8 interpolating with JESD204A interface
2 July 2012
logo
NXP Semiconductors
DAC1208D650HN NXP-DAC1208D650HN Datasheet
573Kb / 98P
   Dual 12-bit DAC; up to 650 Msps; 2횞, 4횞 or 8횞 interpolating with JESD204A interface
Rev. 2-14 December 2010
logo
Renesas Technology Corp
DAC1208D650HN RENESAS-DAC1208D650HN Datasheet
633Kb / 96P
   Dual 12-bit DAC; up to 650 Msps; 2, 4 or 8 interpolating with JESD204A interface
2 July 2012
More results

同様の説明 - DAC1208D650

メーカー部品番号データシート部品情報
logo
Renesas Technology Corp
DAC1208D650 RENESAS-DAC1208D650 Datasheet
633Kb / 96P
   Dual 12-bit DAC; up to 650 Msps; 2, 4 or 8 interpolating with JESD204A interface
2 July 2012
logo
NXP Semiconductors
DAC1408D650_1011 NXP-DAC1408D650_1011 Datasheet
2Mb / 98P
   Dual 14-bit DAC; up to 650 Msps; 2?? 4??or 8??interpolating with JESD204A interface
Rev. 4-26 November 2010
logo
Renesas Technology Corp
DAC1008D650 RENESAS-DAC1008D650 Datasheet
631Kb / 96P
   Dual 10-bit DAC; up to 650 Msps; 2, 4 or 8 interpolating with JESD204A interface
2 July 2012
logo
Integrated Device Techn...
DAC1408D650 IDT-DAC1408D650 Datasheet
689Kb / 96P
   Dual 14-bit DAC; up to 650 Msps; 2?? 4??or 8??interpolating with JESD204A interface
logo
Renesas Technology Corp
DAC1408D650 RENESAS-DAC1408D650 Datasheet
693Kb / 96P
   Dual 14-bit DAC; up to 650 Msps; 2, 4 or 8 interpolating with JESD204A interface
2 July 2012
DAC1208D750 RENESAS-DAC1208D750 Datasheet
730Kb / 96P
   Dual 12-bit DAC; up to 750 Msps; 2, 4 or 8 interpolating with JESD204A interface
2 July 2012
DAC1008D750 RENESAS-DAC1008D750 Datasheet
632Kb / 97P
   Dual 10-bit DAC; up to 750 Msps; 2, 4 or 8 interpolating with JESD204A interface
2 July 2012
logo
NXP Semiconductors
DAC1208D650 NXP-DAC1208D650 Datasheet
573Kb / 98P
   Dual 12-bit DAC; up to 650 Msps; 2횞, 4횞 or 8횞 interpolating with JESD204A interface
Rev. 2-14 December 2010
logo
Renesas Technology Corp
DAC1408D750 RENESAS-DAC1408D750 Datasheet
633Kb / 96P
   Dual 14-bit DAC; up to 750 Msps; 2, 4 or 8 interpolating with JESD204A interface
2 July 2012
logo
NXP Semiconductors
DAC1008D650 NXP-DAC1008D650 Datasheet
2Mb / 98P
   Dual 10-bit DAC up to 650 Msps; 2횞, 4횞 or 8횞 interpolating with JESD204A interface
Rev. 1-1 October 2010
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com