データシートサーチシステム |
|
SN74GTLPH3245GKFR データシート(PDF) 4 Page - Texas Instruments |
|
SN74GTLPH3245GKFR データシート(HTML) 4 Page - Texas Instruments |
4 / 19 page www.ti.com <BR/> SN74GTLPH3245 32-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVER SCES291D – OCTOBER 1999 – REVISED JUNE 2005 FUNCTIONAL DESCRIPTION The SN74GTLPH3245 is a high-drive (100-mA), 32-bit bus transceiver partitioned in four 8-bit segments and is designed for asynchronous communication between data buses. The device transmits data from the A port to the B port or from the B port to the A port, depending on the logic level at the direction-control (DIR) input. OE can be used to disable the device so the buses effectively are isolated. Data polarity is noninverting. For A-to-B data flow, when OE is low and DIR is high, the B outputs take on the logic value of the A inputs. When OE is high, the outputs are in the high-impedance state. The data flow for B to A is similar to that of A to B, except OE and DIR are low. FUNCTION TABLES <br/> OUTPUT CONTROL INPUTS OUTPUT MODE OE DIR H X Z Isolation L L B data to A port True transparent L H A data to B port <br/> B-PORT EDGE-RATE CONTROL (ERC) INPUT ERC OUTPUT B-PORT LOGIC NOMINAL EDGE RATE LEVEL VOLTAGE L GND Slow H VCC Fast 4 |
同様の部品番号 - SN74GTLPH3245GKFR |
|
同様の説明 - SN74GTLPH3245GKFR |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |