データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD7470ARU データシート(PDF) 10 Page - Analog Devices

部品番号 AD7470ARU
部品情報  1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD7470ARU データシート(HTML) 10 Page - Analog Devices

Back Button AD7470ARU Datasheet HTML 6Page - Analog Devices AD7470ARU Datasheet HTML 7Page - Analog Devices AD7470ARU Datasheet HTML 8Page - Analog Devices AD7470ARU Datasheet HTML 9Page - Analog Devices AD7470ARU Datasheet HTML 10Page - Analog Devices AD7470ARU Datasheet HTML 11Page - Analog Devices AD7470ARU Datasheet HTML 12Page - Analog Devices AD7470ARU Datasheet HTML 13Page - Analog Devices AD7470ARU Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 16 page
background image
REV. A
AD7470/AD7472
–10–
PARALLEL INTERFACE
The parallel interface of the AD7470 and AD7472 is 10-bits
and 12-bits wide respectively. The output data buffers are acti-
vated when both
CS and RD are logic low. At this point the
contents of the data register are placed onto the data bus. Figure
10 shows the timing diagram for the parallel port.
Figure 11 shows the timing diagram for the parallel port when
CS and RD are tied permanently low. In this setup, once the
BUSY line goes from high to low the conversion process is
completed. The data is available on the output bus slightly
before the falling edge of BUSY.
It is important to point out that data bus cannot change state
while the A/D is doing a conversion as this would have a detri-
mental effect on the conversion in progress. The data out lines
will go three-state again when either the
RD or CS line goes
high. Thus the
CS can be tied low permanently, leaving the RD
line to control conversion result access. Please reference the
VDRIVE section for output voltage levels.
t2
tCONVERT
t3
t4
t8
t5
t6
t7
t9
t10
BUSY
CS
RD
DBx
CONVST*
*
CONVST SHOULD GO HIGH WHEN THE CLK IS HIGH OR BEFORE THE FIRST CLK CYCLE.
Figure 10. Parallel Port Timing
t2
tCONVERT
t9
CONVST*
BUSY
DBx
DATA N
DATA N+1
*
CONVST SHOULD GO HIGH WHEN THE CLK IS HIGH OR BEFORE THE FIRST CLK CYCLE.
Figure 11. Parallel Port Timing with
CS and RD Tied Low
t2
t3
t4
t8
t6
t7
CLK IN
CONVST
BUSY
CS
RD
DBX
tWAKEUP
t5
tCONVERT
Figure 12. Wake-Up Timing Diagram (Burst Clock)


同様の部品番号 - AD7470ARU

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7470ARU AD-AD7470ARU Datasheet
325Kb / 20P
   1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs
REV. B
AD7470ARU AD-AD7470ARU Datasheet
325Kb / 20P
   1.75 MSPS, 4 mW 10-Bit-12-Bit Parallel ADCs
REV. B
AD7470ARU-REEL AD-AD7470ARU-REEL Datasheet
325Kb / 20P
   1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs
REV. B
AD7470ARU-REEL AD-AD7470ARU-REEL Datasheet
325Kb / 20P
   1.75 MSPS, 4 mW 10-Bit-12-Bit Parallel ADCs
REV. B
AD7470ARU-REEL7 AD-AD7470ARU-REEL7 Datasheet
325Kb / 20P
   1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs
REV. B
More results

同様の説明 - AD7470ARU

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7472ARZ AD-AD7472ARZ Datasheet
325Kb / 20P
   1.75 MSPS, 4 mW 10-Bit-12-Bit Parallel ADCs
REV. B
AD7472 AD-AD7472_15 Datasheet
529Kb / 21P
   1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs
REV. B
AD7470 AD-AD7470_15 Datasheet
529Kb / 21P
   1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs
REV. B
AD7470 AD-AD7470_03 Datasheet
325Kb / 20P
   1.75 MSPS, 4 mW 10-Bit/12-Bit Parallel ADCs
REV. B
AD7934BRUZ-REEL7 AD-AD7934BRUZ-REEL7 Datasheet
768Kb / 32P
   4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer
REV. B
AD7933 AD-AD7933_15 Datasheet
768Kb / 32P
   4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer
REV. B
AD7933 AD-AD7933 Datasheet
1Mb / 32P
   4-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
Rev.PrG
AD7934 AD-AD7934_15 Datasheet
768Kb / 32P
   4-Channel, 1.5 MSPS, 10-Bit and 12-Bit Parallel ADCs with a Sequencer
REV. B
AD7475 AD-AD7475_V01 Datasheet
519Kb / 24P
   1 MSPS,12-Bit ADCs
Rev. D
AD7475 AD-AD7475 Datasheet
218Kb / 16P
   1 MSPS, 12-Bit ADCs
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com