データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD7676ASTRL データシート(PDF) 3 Page - Analog Devices

部品番号 AD7676ASTRL
部品情報  16-Bit -1 LSB INL, 500 kSPS, Differential ADC
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD7676ASTRL データシート(HTML) 3 Page - Analog Devices

  AD7676ASTRL Datasheet HTML 1Page - Analog Devices AD7676ASTRL Datasheet HTML 2Page - Analog Devices AD7676ASTRL Datasheet HTML 3Page - Analog Devices AD7676ASTRL Datasheet HTML 4Page - Analog Devices AD7676ASTRL Datasheet HTML 5Page - Analog Devices AD7676ASTRL Datasheet HTML 6Page - Analog Devices AD7676ASTRL Datasheet HTML 7Page - Analog Devices AD7676ASTRL Datasheet HTML 8Page - Analog Devices AD7676ASTRL Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 20 page
background image
REV. 0
–3–
AD7676
TIMING SPECIFICATIONS
Symbol
Min
Typ
Max
Unit
Refer to Figures 11 and 12
Convert Pulsewidth
t1
5ns
Time Between Conversions
t2
2
µs
CNVST LOW to BUSY HIGH Delay
t3
30
ns
BUSY HIGH All Modes Except in Master Serial Read
t4
1.25
µs
Convert Mode
Aperture Delay
t5
2ns
End of Conversion to BUSY LOW Delay
t6
10
ns
Conversion Time
t7
1.25
µs
Acquisition Time
t8
750
ns
RESET Pulsewidth
t9
10
ns
Refer to Figures 13, 14, and 15 (Parallel Interface Modes)
CNVST LOW to DATA Valid Delay
t10
1.25
ns
DATA Valid to BUSY LOW Delay
t11
45
ns
Bus Access Request to DATA Valid
t12
40
ns
Bus Relinquish Time
t13
515
ns
Refer to Figures 16 and 17 (Master Serial Interface Modes)
1
CS LOW to SYNC Valid Delay
t14
10
ns
CS LOW to Internal SCLK Valid Delay
t15
10
ns
CS LOW to SDOUT Delay
t16
10
ns
CNVST LOW to SYNC Delay
t17
525
ns
SYNC Asserted to SCLK First Edge Delay
2
t18
3ns
Internal SCLK Period
2
t19
25
40
ns
Internal SCLK HIGH2
t20
12
ns
Internal SCLK LOW
2
t21
7ns
SDOUT Valid Setup Time
2
t22
4ns
SDOUT Valid Hold Time2
t23
2ns
SCLK Last Edge to SYNC Delay
2
t24
3ns
CS HIGH to SYNC HI-Z
t25
10
ns
CS HIGH to Internal SCLK HI-Z
t26
10
ns
CS HIGH to SDOUT HI-Z
t27
10
ns
BUSY HIGH in Master Serial Read After Convert
2
t28
See Table I
CNVST LOW to SYNC Asserted Delay
t29
1.25
µs
SYNC Deasserted to BUSY LOW Delay
t30
25
ns
Refer to Figures 18 and 19 (Slave Serial Interface Modes)
External SCLK Setup Time
t31
5ns
External SCLK Active Edge to SDOUT Delay
t32
318
ns
SDIN Setup Time
t33
5ns
SDIN Hold Time
t34
5ns
External SCLK Period
t35
25
ns
External SCLK HIGH
t36
10
ns
External SCLK LOW
t37
10
ns
NOTES
1In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load C
L of 10 pF; otherwise, the load is 60 pF maximum.
2In serial master read during convert mode. See Table I for serial master read after convert mode.
Specifications subject to change without notice.
(–40 C to +85 C, AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V, unless otherwise noted.)


同様の部品番号 - AD7676ASTRL

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7676ASTZ AD-AD7676ASTZ Datasheet
348Kb / 20P
   16-Bit, 1,-1 LSB INL,500 kSPS, Differential ADC
REV. B
More results

同様の説明 - AD7676ASTRL

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7676ASTZ AD-AD7676ASTZ Datasheet
348Kb / 20P
   16-Bit, 1,-1 LSB INL,500 kSPS, Differential ADC
REV. B
AD7693 AD-AD7693 Datasheet
526Kb / 24P
   16-Bit, /-0.65 LSB INL, 500 kSPS PulSAR Differential ADC in MSOP/QFN
Rev. PrB
AD7688 AD-AD7688 Datasheet
562Kb / 29P
   16-Bit, 1.5 LSB INL, 500 kSPS PulSAR Differential ADC in MSOP/LFCSP
AD7688BRMZ AD-AD7688BRMZ Datasheet
437Kb / 28P
   16-Bit, 1.5 LSB INL, 500 kSPS PulSAR??Differential ADC in MSOP/QFN
REV. A
AD7677 AD-AD7677_17 Datasheet
380Kb / 21P
   16-Bit, 1 LSB INL, 1 MSPS Differential ADC
AD7688BRMRL7 AD-AD7688BRMRL7 Datasheet
437Kb / 28P
   16-Bit, 1.5 LSB INL, 500 kSPS PulSAR Differential ADC in MSOP/QFN
Rev. A
AD7677 AD-AD7677 Datasheet
322Kb / 20P
   16-Bit, 1 LSB INL, 1 MSPS Differential ADC
REV. 0
AD7688 AD-AD7688_15 Datasheet
535Kb / 28P
   16-Bit, 1.5 LSB INL, 500 kSPS PulSAR
REV. B
AD7687 AD-AD7687 Datasheet
616Kb / 27P
   16-Bit, 1.5 LSB INL, 250 kSPS PulSAR Differential ADC in MSOP
AD7687BRMZ AD-AD7687BRMZ Datasheet
469Kb / 28P
   16-Bit, 1.5 LSB INL, 250 kSPS PulSAR??Differential ADC in MSOP/QFN
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com