データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD7706BN データシート(PDF) 3 Page - Analog Devices

部品番号 AD7706BN
部品情報  3 V/5 V, 1 mW 2-/3-Channel 16-Bit, Sigma-Delta ADCs
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD7706BN データシート(HTML) 3 Page - Analog Devices

  AD7706BN Datasheet HTML 1Page - Analog Devices AD7706BN Datasheet HTML 2Page - Analog Devices AD7706BN Datasheet HTML 3Page - Analog Devices AD7706BN Datasheet HTML 4Page - Analog Devices AD7706BN Datasheet HTML 5Page - Analog Devices AD7706BN Datasheet HTML 6Page - Analog Devices AD7706BN Datasheet HTML 7Page - Analog Devices AD7706BN Datasheet HTML 8Page - Analog Devices AD7706BN Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 32 page
background image
–3–
REV. A
AD7705/AD7706
Parameter
B Version1
Units
Conditions/Comments
LOGIC OUTPUTS (Including MCLK OUT)
VOL, Output Low Voltage
0.4
V max
ISINK = 800 µA Except for MCLK OUT.
12 V
DD = 5 V.
VOL, Output Low Voltage
0.4
V max
ISINK = 100 µA Except for MCLK OUT.
12 V
DD = 3 V.
VOH, Output High Voltage
4
V min
ISOURCE = 200 µA Except for MCLK OUT.
12 V
DD = 5 V.
VOH, Output High Voltage
VDD–0.6
V min
ISOURCE = 100 µA Except for MCLK OUT.
12 V
DD = 3 V.
Floating State Leakage Current
±10
µA max
Floating State Output Capacitance
13
9
pF typ
Data Output Coding
Binary
Unipolar Mode
Offset Binary
Bipolar Mode
SYSTEM CALIBRATION
Positive Full-Scale Calibration Limit
14
(1.05
× V
REF)/GAIN
V max
GAIN Is the Selected PGA Gain (1 to 128)
Negative Full-Scale Calibration Limit
14
–(1.05
× V
REF)/GAIN
V max
GAIN Is the Selected PGA Gain (1 to 128)
Offset Calibration Limit
14
–(1.05
× V
REF)/GAIN
V max
GAIN Is the Selected PGA Gain (1 to 128)
Input Span
15
(0.8
× V
REF)/GAIN
V min
GAIN Is the Selected PGA Gain (1 to 128)
(2.1
× V
REF)/GAIN
V max
GAIN Is the Selected PGA Gain (1 to 128)
POWER REQUIREMENTS
VDD Voltage
+2.7 to +3.3
V min to V max
For Specified Performance
Power Supply Currents16
Digital I/Ps = 0 V or VDD. External MCLK IN and
CLK DIS = 1
0.32
mA max
BUF Bit = 0. fCLKIN = 1 MHz. Gains of 1 to 128
0.6
mA max
BUF Bit = 1. fCLKIN = 1 MHz. Gains of 1 to 128
0.4
mA max
BUF Bit = 0. fCLKIN = 2.4576 MHz. Gains of 1 to 4
0.6
mA max
BUF Bit = 0. fCLKIN = 2.4576 MHz. Gains of 8 to 128
0.7
mA max
BUF Bit = 1. fCLKIN = 2.4576 MHz. Gains of 1 to 4
1.1
mA max
BUF Bit = 1. fCLKIN = 2.4576 MHz. Gains of 8 to 128
VDD Voltage
+4.75 to +5.25
V min to V max
For Specified Performance
Power Supply Currents16
Digital I/Ps = 0 V or VDD. External MCLK IN and
CLK DIS = 1.
0.45
mA max
BUF Bit = 0. fCLKIN = 1 MHz. Gains of 1 to 128
0.7
mA max
BUF Bit = 1. fCLKIN = 1 MHz. Gains of 1 to 128
0.6
mA max
BUF Bit = 0. fCLKIN = 2.4576 MHz. Gains of 1 to 4
0.85
mA max
BUF Bit = 0. fCLKIN = 2.4576 MHz. Gains of 8 to 128
0.9
mA max
BUF Bit = 1. fCLKIN = 2.4576 MHz. Gains of 1 to 4
1.3
mA max
BUF Bit = 1. fCLKIN = 2.4576 MHz. Gains of 8 to 128
Standby (Power-Down) Current
17
16
µA max
External MCLK IN = 0 V or VDD. VDD = 5 V. See Figure 9
8
µA max
External MCLK IN = 0 V or VDD. VDD = 3 V
Power Supply Rejection
18
See Note 19
dB typ
NOTES
1Temperature range as follows: B Version, –40
°C to +85°C.
2These numbers are established from characterization or design at initial product release.
3A calibration is effectively a conversion so these errors will be of the order of the conversion noise shown in Tables I and III. This applies after calibration at the
temperature of interest.
4Recalibration at any temperature will remove these drift errors.
5Positive Full-Scale Error includes Zero-Scale Errors (Unipolar Offset Error or Bipolar Zero Error) and applies to both unipolar and bipolar input ranges.
6Full-Scale Drift includes Zero-Scale Drift (Unipolar Offset Drift or Bipolar Zero Drift) and applies to both unipolar and bipolar input ranges.
7Gain Error does not include Zero-Scale Errors. It is calculated as Full-Scale Error–Unipolar Offset Error for unipolar ranges and Full-Scale Error–Bipolar Zero Error for
bipolar ranges.
8Gain Error Drift does not include Unipolar Offset Drift/Bipolar Zero Drift. It is effectively the drift of the part if zero scale calibrations only were performed.
9This common-mode voltage range is allowed provided that the input voltage on analog inputs does not go more positive than V
DD + 30 mV or go more negative than
GND – 30 mV. Parts are functional with voltages down to GND – 200 mV, but with increased leakage at high temperature.
10The analog input voltage range on AIN(+) is given here with respect to the voltage on AIN(–) on the AD7705 and is given with respect to the COMMON input on the
AD7706. The absolute voltage on the analog inputs should not go more positive than VDD + 30 mV, or go more negative than GND – 30 mV for specified performance, input
voltages of GND – 200 mV can be accommodated, but with increased leakage at high temperature.
11V
REF = REF IN(+) – REF IN(–).
12These logic output levels apply to the MCLK OUT only when it is loaded with one CMOS load.
13Sample tested at +25
°C to ensure compliance.
14After calibration, if the analog input exceeds positive full scale, the converter will output all 1s. If the analog input is less than negative full scale, the device will output all 0s.
15These calibration and span limits apply provided the absolute voltage on the analog inputs does not exceed V
DD + 30 mV or go more negative than GND – 30 mV. The offset
calibration limit applies to both the unipolar zero point and the bipolar zero point.
16When using a crystal or ceramic resonator across the MCLK pins as the clock source for the device, the V
DD current and power dissipation will vary depending on the crystal or
resonator type (see Clocking and Oscillator Circuit section).
17If the external master clock continues to run in standby mode, the standby current increases to 150
µA typical at 5 V and 75 µA at 3 V. When using a crystal or ceramic
resonator across the MCLK pins as the clock source for the device, the internal oscillator continues to run in standby mode and the power dissipation depends on the crystal
or resonator type (see Standby Mode section).
18Measured at dc and applies in the selected passband. PSRR at 50 Hz will exceed 120 dB with filter notches of 25 Hz or 50 Hz. PSRR at 60 Hz will exceed 120 dB with filter
notches of 20 Hz or 60 Hz.
19PSRR depends on both gain and V
DD.
Gain
1
2
4
8–128
VDD = 3 V
86
78
85
93
VDD = 5 V
90
78
84
91
Specifications subject to change without notice.


同様の部品番号 - AD7706BN

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7706BN AD-AD7706BN Datasheet
401Kb / 44P
   3 V/5 V, 1 mW, 2-/3-Channel, 16-Bit, Sigma-Delta ADCs
REV. C
AD7706BN AD-AD7706BN Datasheet
395Kb / 44P
   3 V/5 V, 1 mW, 2-/3-Channel
REV. C
AD7706BNZ1 AD-AD7706BNZ1 Datasheet
401Kb / 44P
   3 V/5 V, 1 mW, 2-/3-Channel, 16-Bit, Sigma-Delta ADCs
REV. C
AD7706BNZ1 AD-AD7706BNZ1 Datasheet
395Kb / 44P
   3 V/5 V, 1 mW, 2-/3-Channel
REV. C
More results

同様の説明 - AD7706BN

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7705 AD-AD7705_06 Datasheet
401Kb / 44P
   3 V/5 V, 1 mW, 2-/3-Channel, 16-Bit, Sigma-Delta ADCs
REV. C
AD7707 AD-AD7707 Datasheet
316Kb / 40P
   3 V/5 V, -10 V Input Range, 1 mW 3-Channel 16-Bit, Sigma-Delta ADC
REV. A
AD7705 AD-AD7705_15 Datasheet
395Kb / 44P
   3 V/5 V, 1 mW, 2-/3-Channel
REV. C
AD7706 AD-AD7706_15 Datasheet
395Kb / 44P
   3 V/5 V, 1 mW, 2-/3-Channel
REV. C
AD7715AR5 AD-AD7715AR5 Datasheet
495Kb / 40P
   3 V/5 V, 450 muA 16-Bit, Sigma-Delta ADC
REV. D
AD7715 AD-AD7715 Datasheet
474Kb / 31P
   3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC
REV. C
AD7715 AD-AD7715_10 Datasheet
495Kb / 40P
   3 V/5 V, 450 關A 16-Bit, Sigma-Delta ADC
REV. D
logo
Maxim Integrated Produc...
MAX1415 MAXIM-MAX1415_05 Datasheet
574Kb / 36P
   16-Bit, Low-Power, 2-Channel, Sigma-Delta ADCs
Rev 1; 12/05
MAX1415 MAXIM-MAX1415_V01 Datasheet
1Mb / 35P
   16-Bit, Low-Power, 2-Channel, Sigma-Delta ADCs
2015
logo
Analog Devices
AD7707 AD-AD7707_15 Datasheet
693Kb / 52P
   3-Channel 16-Bit, Sigma-Delta ADC
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com