データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD7715AR-5 データシート(PDF) 11 Page - Analog Devices

部品番号 AD7715AR-5
部品情報  3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC
Download  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD7715AR-5 データシート(HTML) 11 Page - Analog Devices

Back Button AD7715AR-5 Datasheet HTML 7Page - Analog Devices AD7715AR-5 Datasheet HTML 8Page - Analog Devices AD7715AR-5 Datasheet HTML 9Page - Analog Devices AD7715AR-5 Datasheet HTML 10Page - Analog Devices AD7715AR-5 Datasheet HTML 11Page - Analog Devices AD7715AR-5 Datasheet HTML 12Page - Analog Devices AD7715AR-5 Datasheet HTML 13Page - Analog Devices AD7715AR-5 Datasheet HTML 14Page - Analog Devices AD7715AR-5 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 31 page
background image
AD7715
–11–
REV. C
Table IV. Output Update Rates
CLK*
FS1
FS0
Output Update Rate
–3 dB Filter Cutoff
0
0
0
20 Hz
5.24 Hz
0
0
1
25 Hz
6.55 Hz
0
1
0
100 Hz
26.2 Hz
0
1
1
200 Hz
52.4 Hz
1
0
0
50 Hz
13.1 Hz
1
0
1
60 Hz
15.7 Hz
Default Status
1
1
0
250 Hz
65.5 Hz
1
1
1
500 Hz
131 Hz
*Assumes correct clock frequency at MCLK IN pin
B/U
Bipolar/Unipolar Operation. A 0 in this bit selects Bipolar Operation. This is the default (Power-On or
RESET) status of this bit. A 1 in this bit selects unipolar operation.
BUF
Buffer Control. With this bit low, the on-chip buffer on the analog input is shorted out. With the buffer
shorted out, the current flowing in the AVDD line is reduced to 250
µA (all gains at f
CLK IN = 1 MHz and gain
of 1 or 2 at fCLK IN = 2.4576 MHz) or 500
µA (gains of 32 and 128 @ f
CLK IN = 2.4576 MHz) and the output
noise from the part is at its lowest. When this bit is high, the on-chip buffer is in series with the analog input
allowing the input to handle higher source impedances.
FSYNC
Filter Synchronization. When this bit is high, the nodes of the digital filter, the filter control logic and the
calibration control logic are held in a reset state and the analog modulator is also held in its reset state. When
this bit goes low, the modulator and filter start to process data and a valid word is available in 3
× 1/(output
update rate), i.e., the settling-time of the filter. This FSYNC bit does not affect the digital interface and does
not reset the
DRDY output if it is low.
Test Register (RS1, RS0 = 1, 0)
The part contains a Test Register which is used in testing the device. The user is advised not to change the status of any of the
bits in this register from the default (Power-On or RESET) status of all 0s as the part will be placed in one of its test modes and
will not operate correctly. If the part enters one of its test modes, exercising
RESET will exit the part from the mode. An alterna-
tive scheme for getting the part out of one of its test modes, is to reset the interface by writing 32 successive 1s to the part and
then load all 0s to the Test Register.
Data Register (RS1, RS0 = 1, 1)
The Data Register on the part is a read-only 16-bit register which contains the most up-to-date conversion result from the
AD7715. If the Communications Register data sets up the part for a write operation to this register, a write operation must actu-
ally take place to return the part to where it is expecting a write operation to the Communications Register (the default state of
the interface). However, the 16 bits of data written to the part will be ignored by the AD7715.


同様の部品番号 - AD7715AR-5

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7715AR-5 AD-AD7715AR-5 Datasheet
495Kb / 40P
   3 V/5 V, 450 關A 16-Bit, Sigma-Delta ADC
REV. D
AD7715AR-5 AD-AD7715AR-5 Datasheet
495Kb / 40P
   3 V/5 V, 450 muA 16-Bit, Sigma-Delta ADC
REV. D
AD7715AR-5 AD-AD7715AR-5 Datasheet
897Kb / 41P
   16-Bit, Sigma-Delta ADC
AD7715AR-5REEL AD-AD7715AR-5REEL Datasheet
495Kb / 40P
   3 V/5 V, 450 關A 16-Bit, Sigma-Delta ADC
REV. D
AD7715AR-5REEL AD-AD7715AR-5REEL Datasheet
495Kb / 40P
   3 V/5 V, 450 muA 16-Bit, Sigma-Delta ADC
REV. D
More results

同様の説明 - AD7715AR-5

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7715AR5 AD-AD7715AR5 Datasheet
495Kb / 40P
   3 V/5 V, 450 muA 16-Bit, Sigma-Delta ADC
REV. D
AD7715 AD-AD7715_10 Datasheet
495Kb / 40P
   3 V/5 V, 450 關A 16-Bit, Sigma-Delta ADC
REV. D
AD7707 AD-AD7707 Datasheet
316Kb / 40P
   3 V/5 V, -10 V Input Range, 1 mW 3-Channel 16-Bit, Sigma-Delta ADC
REV. A
AD7707 AD-AD7707_15 Datasheet
693Kb / 52P
   3-Channel 16-Bit, Sigma-Delta ADC
REV. B
AD7707 AD-AD7707_17 Datasheet
775Kb / 53P
   3-Channel 16-Bit, Sigma-Delta ADC
AD7715 AD-AD7715_15 Datasheet
495Kb / 40P
   16-Bit, Sigma-Delta ADC
REV. D
AD7715 AD-AD7715_17 Datasheet
897Kb / 41P
   16-Bit, Sigma-Delta ADC
AD7705 AD-AD7705 Datasheet
264Kb / 32P
   3 V/5 V, 1 mW 2-/3-Channel 16-Bit, Sigma-Delta ADCs
REV. A
AD7705 AD-AD7705_06 Datasheet
401Kb / 44P
   3 V/5 V, 1 mW, 2-/3-Channel, 16-Bit, Sigma-Delta ADCs
REV. C
ADUM7703 AD-ADUM7703_V01 Datasheet
353Kb / 22P
   16-Bit, Isolated, Sigma-Delta ADC
Rev. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com