データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD7870LN データシート(PDF) 6 Page - Analog Devices

部品番号 AD7870LN
部品情報  LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD7870LN データシート(HTML) 6 Page - Analog Devices

Back Button AD7870LN Datasheet HTML 2Page - Analog Devices AD7870LN Datasheet HTML 3Page - Analog Devices AD7870LN Datasheet HTML 4Page - Analog Devices AD7870LN Datasheet HTML 5Page - Analog Devices AD7870LN Datasheet HTML 6Page - Analog Devices AD7870LN Datasheet HTML 7Page - Analog Devices AD7870LN Datasheet HTML 8Page - Analog Devices AD7870LN Datasheet HTML 9Page - Analog Devices AD7870LN Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 20 page
background image
REV. B
AD7870/AD7875/AD7876
–6–
PIN FUNCTION DESCRIPTION
DIP
Pin
Pin No.
Mnemonic
Function
1
RD
Read. Active low logic input. This input is used in conjunction with
CS low to enable the data outputs.
2
BUSY/INT
Busy/Interrupt, Active low logic output indicating converter status. See timing diagrams.
3
CLK
Clock input. An external TTL-compatible clock may be applied to this input pin. Alternatively, tying this pin to
VSS enables the internal laser-trimmed clock oscillator.
4
DB11/HBEN
Data Bit 11 (MSB)/High Byte Enable. The function of this pin is dependent on the state of the 12/
8/CLK input (see
below). When 12-bit parallel data is selected, this pin provides the DB11 output. When byte data is selected, this pin
becomes the HBEN logic input HBEN is used for 8-bit bus interfacing. When HBEN is low, DB7/LOW to DB0/DB8
become DB7 to DB0. With HBEN high, DB7/LOW to DB0/DB8 are used for the upper byte of data (see Table I).
5
DB10/
SSTRB Data Bit 10/Serial Strobe. When 12-bit parallel data is selected, this pin provides the DB10 output. SSTRB is an
active low open-drain output that provides a strobe or framing pulse for serial data. An external 4.7 k
Ω pull-up
resistor is required on
SSTRB.
6
DB9/SCLK
Data Bit 9/Serial Clock. When 12-bit parallel data is selected, this pin provides the DB9 output. SCLK is the gated
serial clock output derived from the internal or external ADC clock. If the 12/
8/CLK input is at –5 V, then SCLK
runs continuously. If 12/
8/CLK is at 0 V, then SCLK is gated off after serial transmission is complete. SCLK is an
open-drain output and requires an external 2 k
Ω pull-up resistor.
7
DB8/SDATA
Data Bit 8/Serial Data. When 12-bit parallel data is selected, this pin provides the DB8 output. SDATA is an open-
drain serial data output which is used with SCLK and
SSTRB for serial data transfer. Serial data is valid on the fall-
ing edge of SCLK while
SSTRB is low. An external 4.7 k
Ω pull-up resistor is required on SDATA.
8–11
DB7/LOW–
Three-state data outputs controlled by
CS and RD. Their function depends on the 12/8/CLK and HBEN inputs.
DB4/LOW
With 12/
8/CLK high, they are always DB7–DB4. With 12/8/CLK low or –5 V, their function is controlled by HBEN
(see Table I).
12
DGND
Digital Ground. Ground reference for digital circuitry.
13–16
DB3/DB11–
Three-state data outputs which are controlled by
CS and RD. Their function depends on the 12/8/CLK and HBEN
DB0/DB8
inputs. With 12/
8/CLK high, they are always DB3–DB0. With 12/8/CLK low or –5 V, their function is controlled by
HBEN (see Table I).
Table I. Output Data for Byte Interfacing
HBEN
DB7/LOW DB6/LOW
DB5/LOW DB4/LOW
DB3/DB11
DB2/DB10
DB1/DB9 DB0/DB8
HIGH
LOW
LOW
LOW
LOW
DB11(MSB)
DB10
DB9
DB8
LOW
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0 (LSB)
17
VDD
Positive Supply, +5 V
± 5%.
18
AGND
Analog Ground. Ground reference for track/hold, reference and DAC.
19
REF OUT
Voltage Reference Output. The internal 3 V reference is provided at this pin. The external load capability is 500
µA.
20
VIN
Analog Input. The analog input range is
±3 V for the AD7870, ±10 V for the AD7876 and 0 V to +5 V for the AD7875.
21
VSS
Negative Supply, –5 V
± 5%.
22
12/
8/CLK
Three Function Input. Defines the data format and serial clock format. With this pin at +5 V, the output data for-
mat is 12-bit parallel only. With this pin at 0 V, either byte or serial data is available and SCLK is not continuous.
With this pin at –5 V, either byte or serial data is again available but SCLK is now continuous.
23
CONVST
Convert Start. A low to high transition on this input puts the track/hold into its hold mode and starts conversion.
This input is asynchronous to the CLK input.
24
CS
Chip Select. Active low logic input. The device is selected when this input is active. With
CONVST tied low, a new
conversion is initiated when
CS goes low.
DIP and SOIC
2
PLCC
2
PIN CONFIGURATIONS
1
1PIN CONFIGURATIONS ARE THE SAME FOR
THE AD7875 AND AD7876.
2THE AD7870 AND AD7875 ARE AVAILABLE IN
DIP AND PLCC; THE AD7870A IS AVAILABLE IN
PLASTIC DIP; THE AD7875 AND AD7876 ARE
AVAILABLE IN SOIC AND DIP.


同様の部品番号 - AD7870LN

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7870LN AD-AD7870LN Datasheet
621Kb / 28P
   LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. C
AD7870LNZ1 AD-AD7870LNZ1 Datasheet
621Kb / 28P
   LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. C
More results

同様の説明 - AD7870LN

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7875KNZ AD-AD7875KNZ Datasheet
621Kb / 28P
   LC2MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. C
AD7870A AD-AD7870A Datasheet
250Kb / 12P
   LC2MOS Complete, 12-Bit, 100 kHz , Sampling ADC
REV. 0
AD7876 AD-AD7876_15 Datasheet
621Kb / 28P
   LC MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. C
AD7870 AD-AD7870_15 Datasheet
621Kb / 28P
   LC MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. C
AD7875 AD-AD7875_15 Datasheet
621Kb / 28P
   LC MOS Complete, 12-Bit, 100 kHz, Sampling ADCs
REV. C
AD7872KRZ-REEL AD-AD7872KRZ-REEL Datasheet
324Kb / 16P
   LC2MOS Complete 14-Bit, Sampling ADCs
REV. D
AD7871 AD-AD7871 Datasheet
344Kb / 16P
   LC2MOS Complete 14-Bit, Sampling ADCs
REV. D
AD7872JRZ AD-AD7872JRZ Datasheet
267Kb / 16P
   LC2MOS Complete 14-Bit, Sampling ADCs
REV. D
AD7878 AD-AD7878 Datasheet
417Kb / 16P
   LC2MOS Complete 12-Bit 100 kHz Sampling ADC with DSP Interface
REV. A
AD7878 AD-AD7878_17 Datasheet
450Kb / 17P
   LC2MOS Complete 12-Bit 100 kHz Sampling ADC with DSP Interface
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com