データシートサーチシステム |
|
AD8300AN データシート(PDF) 5 Page - Analog Devices |
|
AD8300AN データシート(HTML) 5 Page - Analog Devices |
5 / 8 page REV. A AD8300 –5– 2.5 2.0 0 01 6 45 0.5 1.0 1.5 23 VDD SUPPLY VOLTAGE – Volts TA = –40 TO +85 C Figure 5. Logic Input Threshold Voltage vs. VDD 50 45 0 10 100 1M 10k 100k 40 35 30 25 20 15 10 5 1k FREQUENCY – Hz VDD = +3V 10% VDD = +5V 10% TA = +25 C DATA = FFFH Figure 8. Power Supply Rejection vs. Frequency CODE 800H TO 7FFH Figure 11. Midscale Transition Performance 80 40 –80 02 1 –40 0 60 20 –60 –20 OUTPUT VOLTAGE – Volts VDD = +3V VDD = +5V VDD = +3V VDD = +5V POSITIVE CURRENT LIMIT NEGATIVE CURRENT LIMIT DATA = 800H RL TIED TO +1.024V Figure 4. IOUT vs. VOUT TIME = 100 s/DIV Figure 7. Broadband Noise 3.5 3.0 0 01 5 34 1.5 2.5 2.0 2 LOGIC VOLTAGE – Volts VDD = +5V VDD = +3V TA = +25 C DATA = FFFH 1.0 0.5 Figure 10. Supply Current vs. Logic Input Voltage HORIZONTAL = 1 s/DIV Figure 6. Detail Settling Time HORIZONTAL = 20 s/DIV Figure 9. Large Signal Settling Time 0.5 s/DIV Figure 12. Digital Feedthrough vs. Time Typical Performance Characteristics– |
同様の部品番号 - AD8300AN |
|
同様の説明 - AD8300AN |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |