データシートサーチシステム |
|
74ACT175MTC データシート(PDF) 2 Page - Fairchild Semiconductor |
|
74ACT175MTC データシート(HTML) 2 Page - Fairchild Semiconductor |
2 / 9 page ©1988 Fairchild Semiconductor Corporation www.fairchildsemi.com 74AC175, 74ACT175 Rev. 1.4 2 Logic Symbol IEEE/IEC Functional Description The AC/ACT175 consists of four edge-triggered D-type flip-flops with individual D inputs and Q and Q outputs. The Clock and Master Reset are common. The four flip- flops will store the state of their individual D inputs on the LOW-to-HIGH clock (CP) transition, causing individual Q and Q outputs to follow. A LOW input on the Master Reset (MR) will force all Q outputs LOW and Q outputs HIGH independent of Clock or Data inputs. The AC/ ACT175 is useful for general logic applications where a common Master Reset and Clock are acceptable. Truth Table H = HIGH Voltage Level L = LOW Voltage Level tn = Bit Time before Clock Pulse tn+1 = Bit Time after Clock Pulse Logic Diagram Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. Figure 1. Inputs @ tn, MR = H Outputs @ tn+1 Dn Qn Qn LL H HH L |
同様の部品番号 - 74ACT175MTC |
|
同様の説明 - 74ACT175MTC |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |