データシートサーチシステム |
|
74LCX16652 データシート(PDF) 3 Page - Fairchild Semiconductor |
|
74LCX16652 データシート(HTML) 3 Page - Fairchild Semiconductor |
3 / 10 page 3 www.fairchildsemi.com Functional Description In the transceiver mode, data present at the HIGH imped- ance port may be stored in either the A or B register or both. The select (SABn, SBAn) controls can multiplex stored and real-time. The examples below demonstrate the four fundamental bus-management functions that can be performed with the 74LCX16652. Data on the A or B data bus, or both can be stored in the internal D flip-flop by LOW-to-HIGH transitions at the appropriate Clock Inputs (CPABn, CPBAn) regardless of the Select or Output Enable Inputs. When SAB and SBA are in the real time transfer mode, it is also possible to store data without using the internal D flip-flops by simulta- neously enabling OEABn and OEBAn. In this configuration each Output reinforces its Input. Thus when all other data sources to the two sets of bus lines are in a HIGH imped- ance state, each set of bus lines will remain at its last state. Real-Time Transfer Bus B to Bus A Real-Time Transfer Bus A to Bus B Transfer Storage Data to A or B Storage OEAB1 OEBA1 CPAB1 CPBA1 SAB1 SBA1 LL X X X L OEAB1 OEBA1 CPAB1 CPBA1 SAB1 SBA1 HH X X L X OEAB1 OEBA1 CPAB1 CPBA1 SAB1 SBA1 H L H or L H or L H H OEAB1 OEBA1 CPAB1 CPBA1 SAB1 SBA1 XH XX X LX X XX LH XX |
同様の部品番号 - 74LCX16652 |
|
同様の説明 - 74LCX16652 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |