www.fairchildsemi.com

2

Connection Diagram

Pin Descriptions

Truth Table

H

HIGH Voltage Level

L

LOW Voltage Level

X

Immaterial

 LOW-to-HIGH Transition

Functional Description

The LVTH273 consists of eight positive-edge-triggered flip-flops with individual D-type inputs. The buffered Clock and Clear

are common to all flip-flops. The eight flip-flops will store the state of their individual D-type inputs that meet the setup and

hold time requirements on the LOW-to-HIGH Clock (CP) transition. When the Clock is either HIGH or LOW, the D-input sig-

nal has no effect at the output. When the Clear (CLR) is LOW, all Outputs will be forced LOW.

Logic Diagram

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Pin Names

Description

Data Inputs

CP

Clock Pulse Input

CLR

Clear

Outputs

Inputs

Outputs

CP

CLR

H



HH

L



HL

XH or L

H

XX

L

L