データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

TLC1542CFN データシート(PDF) 4 Page - Texas Instruments

Click here to check the latest version.
部品番号 TLC1542CFN
部品情報  10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
Download  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

TLC1542CFN データシート(HTML) 4 Page - Texas Instruments

  TLC1542CFN Datasheet HTML 1Page - Texas Instruments TLC1542CFN Datasheet HTML 2Page - Texas Instruments TLC1542CFN Datasheet HTML 3Page - Texas Instruments TLC1542CFN Datasheet HTML 4Page - Texas Instruments TLC1542CFN Datasheet HTML 5Page - Texas Instruments TLC1542CFN Datasheet HTML 6Page - Texas Instruments TLC1542CFN Datasheet HTML 7Page - Texas Instruments TLC1542CFN Datasheet HTML 8Page - Texas Instruments TLC1542CFN Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 33 page
background image
www.ti.com
FAST MODES
MODE 1: FAST MODE, CS INACTIVE (HIGH) BETWEEN CONVERSION CYCLES, 10-CLOCK TRANSFER
MODE 2: FAST MODE, CS ACTIVE (LOW) CONTINUOUSLY, 10-CLOCK TRANSFER
MODE 3: FAST MODE, CS INACTIVE (HIGH) BETWEEN CONVERSION CYCLES, 11- to 16-CLOCK
TLC1542I,, TLC1542M,, TLC1542Q
TLC1542C, TLC1543C, TLC1543I, TLC1543Q
SLAS052G – MARCH 1992 – REVISED JANUARY 2006
The MSB of the previous conversion appears at DATA OUT on the falling edge of CS in mode 1, mode 3, and
mode 5, on the rising edge of EOC in mode 2 and mode 4, and following the sixteenth clock falling edge in
mode 6. The remaining nine bits are shifted out on the next nine falling edges of I/O CLOCK. Ten bits of data
are transmitted to the host-serial interface through DATA OUT. The number of serial clock pulses used also
depends on the mode of operation, but a minimum of ten clock pulses is required for conversion to begin. On
the tenth clock falling edge, the EOC output goes low and returns to the high logic level when conversion is
complete and the result can be read by the host. Also, on the tenth clock falling edge, the internal logic takes
DATA OUT low to ensure that the remaining bit values are zero when the I/O CLOCK transfer is more than ten
clocks long.
Table 1 lists the operational modes with respect to the state of CS, the number of I/O serial transfer clocks that
can be used, and the timing edge on which the MSB of the previous conversion appears at the output.
Table 1. MODE OPERATION
TIMING
MODES
CS
NO. OF 1/O CLOCK
MSB AT DATA OUT(1)
DIAGRAM
Mode 1
High between conversion cycles
10
CS falling edge
Figure 9
Mode 2
Low continuously
10
EOC rising edge
Figure 10
Fast Modes
Mode 3
High between conversion cycles
11 TO 16(2)
CS falling edge
Figure 11
Mode 4
Low continuously
16(2)
EOC rising edge
Figure 12
Mode 5
High between conversion cycles
11 to 16(3)
CS falling edge
Figure 13
Slow Modes
Mode 6
Low continuously
16(3)
16th clock falling edge
Figure 14
(1)
These edges also initiate serial-interface communication.
(2)
No more than 16 clocks should be used.
(3)
No more than 16 clocks should be used.
The device is in a fast mode when the serial I/O CLOCK data transfer is completed before the conversion is
completed. With a 10-clock serial transfer, the device can only run in a fast mode since a conversion does not
begin until the falling edge of the tenth I/O CLOCK.
In this mode, CS is inactive (high) between serial I/O CLOCK transfers and each transfer is ten clocks long. The
falling edge of CS begins the sequence by removing DATA OUT from the high-impedance state. The rising edge
of CS ends the sequence by returning DATA OUT to the high-impedance state within the specified delay time.
Also, the rising edge of CS disables the I/O CLOCK and ADDRESS terminals within a setup time plus two falling
edges of the internal system clock.
In this mode, CS is active (low) between serial I/O CLOCK transfers and each transfer is ten clocks long. After
the initial conversion cycle, CS is held active (low) for subsequent conversions; the rising edge of EOC then
begins each sequence by removing DATA OUT from the low logic level, allowing the MSB of the previous
conversion to appear immediately on this output.
TRANSFER
In this mode, CS is inactive (high) between serial I/O CLOCK transfers, and each transfer can be 11 to 16 clocks
long. The falling edge of CS begins the sequence by removing DATA OUT from the high-impedance state. The
rising edge of CS ends the sequence by returning DATA OUT to the high-impedance state within the specified
delay time. Also, the rising edge of CS disables the I/O CLOCK and ADDRESS terminals within a setup time
plus two falling edges of the internal system clock.
4
Submit Documentation Feedback


同様の部品番号 - TLC1542CFN

メーカー部品番号データシート部品情報
logo
Texas Instruments
TLC1542CFN TI-TLC1542CFN Datasheet
424Kb / 27P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
More results

同様の説明 - TLC1542CFN

メーカー部品番号データシート部品情報
logo
Texas Instruments
TLC1542C TI-TLC1542C Datasheet
424Kb / 27P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLC1542I TI1-TLC1542I_14 Datasheet
1Mb / 34P
[Old version datasheet]    10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLV1543 TI-TLV1543 Datasheet
611Kb / 26P
[Old version datasheet]   3.3V 10 BIT ANALOG TO DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLV2543IDBR TI1-TLV2543IDBR Datasheet
536Kb / 28P
[Old version datasheet]   12-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLC2543C TI-TLC2543C Datasheet
431Kb / 27P
[Old version datasheet]   12-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLV2543IDB TI-TLV2543IDB Datasheet
558Kb / 28P
[Old version datasheet]   12-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLC2543-Q1 TI1-TLC2543-Q1_16 Datasheet
700Kb / 28P
[Old version datasheet]   12-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLC2543CDWR TI-TLC2543CDWR Datasheet
1Mb / 34P
[Old version datasheet]   12-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLC2543MJB TI-TLC2543MJB Datasheet
1Mb / 34P
[Old version datasheet]   12-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
TLV2543C TI-TLV2543C Datasheet
379Kb / 24P
[Old version datasheet]   12-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 ANALOG INPUTS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com