データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD774BTD データシート(PDF) 10 Page - Analog Devices

部品番号 AD774BTD
部品情報  Complete 12-Bit A/D Converters
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD774BTD データシート(HTML) 10 Page - Analog Devices

Back Button AD774BTD Datasheet HTML 4Page - Analog Devices AD774BTD Datasheet HTML 5Page - Analog Devices AD774BTD Datasheet HTML 6Page - Analog Devices AD774BTD Datasheet HTML 7Page - Analog Devices AD774BTD Datasheet HTML 8Page - Analog Devices AD774BTD Datasheet HTML 9Page - Analog Devices AD774BTD Datasheet HTML 10Page - Analog Devices AD774BTD Datasheet HTML 11Page - Analog Devices AD774BTD Datasheet HTML 12Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 10 / 12 page
background image
REV. C
–10–
AD674B/AD774B
STANDALONE MODE
“Standalone” mode is useful in systems with dedicated input
ports available and thus not requiring full bus interface capabil-
ity. Standalone mode applications are generally able to issue
conversion start commands more precisely than full-control
mode, resulting in improved accuracy.
CE and 12/
8 are wired HIGH, CS and A
0 are wired LOW, and
conversion is controlled by R/
C. The three-state buffers are
enabled when R/
C is HIGH and a conversion starts when R/C
goes LOW. This gives rise to two possible control signals—a
high pulse or a low pulse. Operation with a low pulse is shown
in Figure 4a. In this case, the outputs are forced into the high
impedance state in response to the falling edge of R/
C and
return to valid logic levels after the conversion cycle is completed.
The STS line goes HIGH 200 ns after R/C goes LOW and
returns low 600 ns after data is valid.
If conversion is initiated by a high pulse as shown in Figure 4b,
the data lines are enabled during the time when R/
C is HIGH.
The falling edge of R/
C starts the next conversion, and the data
lines return to three-state (and remain three-state) until the next
high pulse of R/
C.
CONVERSION TIMING
Once a conversion is started, the STS line goes HIGH. Convert
start commands will be ignored until the conversion cycle is
complete. The output data buffers can be enabled up to 1.2
µs
prior to STS going LOW. The STS line will return LOW at the
end of the conversion cycle.
The register control inputs, A0 and 12/8, control conversion
length and data format. If a conversion is started with A0 LOW,
a full 12-bit conversion cycle is initiated. If A0 is HIGH during a
convert start, a shorter 8-bit conversion cycle results.
During data read operations, A0 determines whether the three-
state buffers containing the 8 MSBs of the conversion result
(A0 = 0) or the 4 LSBs (A0 = 1) are enabled. The 12/8 pin
determines whether the output data is to be organized as two
8-bit words (12/
8 tied LOW) or a single 12-bit word (12/8 tied
HIGH). In the 8-bit mode, the byte addressed when A0 is high
contains the 4 LSBs from the conversion followed by four trail-
ing zeroes. This organization allows the data lines to be over-
lapped for direct interface to 8-bit buses without the need for
external three-state buffers.
GENERAL A/D CONVERTER INTERFACE
CONSIDERATIONS
A typical A/D converter interface routine involves several opera-
tions. First, a write to the ADC address initiates a conversion.
The processor must then wait for the conversion cycle to com-
plete, since most integrated circuit ADCs take longer than one
instruction cycle to complete a conversion. Valid data can, of
course, only be read after the conversion is complete. The
AD674B and AD774B provide an output signal (STS) which
indicates when a conversion is in progress. This signal can be
polled by the processor by reading it through an external three-
state buffer (or other input port). The STS signal can also
generate an interrupt upon completion of conversion if the sys-
tem timing requirements are critical and the processor has other
tasks to perform during the ADC conversion cycle. Another
possible time-out method is to assume that the ADC will take its
maximum conversion time to convert, and insert a sufficient
number of “no-op” instructions to ensure that this amount of
processor time is consumed.
Once conversion is complete, the data can be read. For convert-
ers with more data bits than are available on the bus, a choice of
data formats is required, and multiple read operations are
needed. The AD674B and AD774B include internal logic to
permit direct interface to 8-bit and 16-bit data buses, selected
by the 12/
8 input. In 16-bit bus applications (12/8 high) the
data lines (DB11 through DB0) may be connected to either the
12 most significant or 12 least significant bits of the data bus.
The remaining 4 bits should be masked in software. The inter-
face to an 8-bit data bus (12/
8 low) is done in a left-justified for-
mat. The even address (A0 low) contains the 8 MSBs (DB11
through DB4). The odd address (A0 high) contains the 4 LSBs
(DB3 through DB0) in the upper half of the byte, followed by
four trailing zeroes, thus eliminating bit masking instructions.
It is not possible to rearrange the output data lines for right-jus-
tified 8-bit bus interface.
DB11
(MSB)
DB10
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
(LSB)
0000
D7
D0
XXX0
(EVEN ADDR)
XXX1
(ODD ADDR)
Figure 10. Data Format for 8-Bit Bus


同様の部品番号 - AD774BTD

メーカー部品番号データシート部品情報
logo
Analog Devices
AD774BTD AD-AD774BTD Datasheet
247Kb / 12P
   Complete 12-Bit A/D Converters
REV. C
AD774BTD AD-AD774BTD Datasheet
174Kb / 12P
   Complete 12-Bit A/D Converters
REV. C
More results

同様の説明 - AD774BTD

メーカー部品番号データシート部品情報
logo
Analog Devices
AD774B AD-AD774B_15 Datasheet
174Kb / 12P
   Complete 12-Bit A/D Converters
REV. C
AD674B AD-AD674B Datasheet
247Kb / 12P
   Complete 12-Bit A/D Converters
REV. C
AD674B AD-AD674B_15 Datasheet
174Kb / 12P
   Complete 12-Bit A/D Converters
REV. C
AD674BTE AD-AD674BTE Datasheet
174Kb / 12P
   Complete 12-Bit A/D Converters
REV. C
ADADC84 AD-ADADC84 Datasheet
629Kb / 8P
   FAST, COMPLETE 12-BIT A/D CONVERTERS
REV. A
ADADC84 AD-ADADC84_15 Datasheet
1Mb / 12P
   FAST COMPLETE 12 BIT A/D CONVERTERS
REV. B
ADADC85 AD-ADADC85_15 Datasheet
1Mb / 12P
   Fast, Complete 12-Bit A/D Converters
REV. B
ADDAC80 AD-ADDAC80 Datasheet
774Kb / 12P
   COMPLETE LOW COST 12-BIT D/A CONVERTERS
REV. A
ADDAC80 AD-ADDAC80_15 Datasheet
232Kb / 16P
   Complete Low Cost 12-Bit D/A Converters
REV. B
ADDAC80NZ-CBI-V AD-ADDAC80NZ-CBI-V Datasheet
212Kb / 16P
   Complete Low Cost 12-Bit D/A Converters
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com