データシートサーチシステム |
|
DM74AS652NT データシート(PDF) 5 Page - Fairchild Semiconductor |
|
DM74AS652NT データシート(HTML) 5 Page - Fairchild Semiconductor |
5 / 8 page 5 www.fairchildsemi.com DM74AS651 Switching Characteristics Note 4: These parameters are measured with the internal output state of the storage register opposite to that of the bus input. Symbol Parameter Conditions From To Min Max Units fMAX Maximum Clock Frequency VCC = 4.5V to 5.5V 90 MHz tPLH Propagation Delay Time R1 = R2 = 500Ω 28.5 ns LOW-to-HIGH Level Output CL = 50 pF CBA or CAB A or B tPHL Propagation Delay Time 29 ns HIGH-to-LOW Level Output tPLH Propagation Delay Time 28 ns LOW-to-HIGH Level Output A or B B or A tPHL Propagation Delay Time 17 ns HIGH-to-LOW Level Output tPLH Propagation Delay Time 211 ns LOW-to-HIGH Level Output SBA or SAB A or B tPHL Propagation Delay Time (Note 4) 29 ns HIGH-to-LOW Level Output tPZH Output Enable Time 210 ns to HIGH Level Output tPZL Output Enable Time 316 ns to LOW Level Output Enable GBA A tPHZ Output Disable Time 29 ns from HIGH Level Output tPLZ Output Disable Time 29 ns from LOW Level Output tPZH Output Disable Time 311 ns to HIGH Level Output tPZL Output Disable Time 316 ns to LOW Level Output Enable GAB B tPHZ Output Disable Time 210 ns from HIGH Level Output tPLZ Output Disable Time 211 ns from LOW Level Output |
同様の部品番号 - DM74AS652NT |
|
同様の説明 - DM74AS652NT |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |