データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SI5315B-C-GM データシート(PDF) 10 Page - Silicon Laboratories

部品番号 SI5315B-C-GM
部品情報  Provides jitter attenuation and frequency translation between SONET/PDH and Ethemet
Download  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  SILABS [Silicon Laboratories]
ホームページ  http://www.silabs.com
Logo SILABS - Silicon Laboratories

SI5315B-C-GM データシート(HTML) 10 Page - Silicon Laboratories

Back Button SI5315B-C-GM Datasheet HTML 6Page - Silicon Laboratories SI5315B-C-GM Datasheet HTML 7Page - Silicon Laboratories SI5315B-C-GM Datasheet HTML 8Page - Silicon Laboratories SI5315B-C-GM Datasheet HTML 9Page - Silicon Laboratories SI5315B-C-GM Datasheet HTML 10Page - Silicon Laboratories SI5315B-C-GM Datasheet HTML 11Page - Silicon Laboratories SI5315B-C-GM Datasheet HTML 12Page - Silicon Laboratories SI5315B-C-GM Datasheet HTML 13Page - Silicon Laboratories SI5315B-C-GM Datasheet HTML 14Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 54 page
background image
Si5315
10
Rev. 1.0
Figure 1. CKIN Voltage Characteristics
Figure 2. Rise/Fall Time Characteristics
Table 4. Jitter Generation
(VDD = 1.8 ±5%, 2.5 ±10%, or 3.3 V ±10%, TA = –40 to 85 ºC)
Parameter
Symbol
Test Condition1,2,3,4
Min
Typ
Max
GR-253 Spec
Unit
Measuremen
t Filter (MHz)
DSPLL BW1
Jitter Gen OC-192
JGEN
0.02–80
167 Hz5
0.483
0.628
N/A
psrms
4–80
167 Hz5
0.302
0.392
N/A
psrms
0.05–80
167 Hz5
0.467
0.607
1.0 psrms
(0.01 UIrms
psrms
Jitter Gen OC-48
JGEN
0.012–20
167 Hz5
0.470
0.611
4.02 psrms
(0.01 UIrms)
psrms
111 Hz6
0.565
0.734
4.02 psrms
(0.01 UIrms)
psrms
IEEE 802.3 GbE
RMS Jitter
JGEN
1.875–20
83 Hz6
0.232
0.301
psrms
Notes:
1. BWSEL [1:0] loop bandwidth settings provided in Table 9 on page 20.
2. 40 MHz fundamental mode crystal used as XA/XB input.
3. VDD = 2.5 V
4. TA = 85 °C
5. Si5315A test condition: fIN = 19.44 MHz, fOUT = 156.25 MHz, LVPECL clock input: 1.19 Vppd with 0.5 ns rise/fall time
(20–80%), LVPECL clock output.
6. Si5315B test condition: fIN =19.44 MHz, fOUT = 125 MHz, LVPECL clock input: 1.19 Vppd with 0.5 ns rise/fall time (20-
80%), LVPECL clock output.
V
ISE , VOSE
V
ID,VOD
Differential I/Os
VICM, VOCM
Single-Ended
Peak-to-Peak Voltage
Differential
Peak-to-Peak Voltage
SIGNAL +
SIGNAL –
(SIGNAL +) – (SIGNAL –)
V
t
SIGNAL +
SIGNAL –
VID = (SIGNAL+) – (SIGNAL–)
V
ICM , VOCM
t
F
t
R
80%
20%
DOUT, CLOUT


同様の部品番号 - SI5315B-C-GM

メーカー部品番号データシート部品情報
logo
Silicon Laboratories
SI5315B-C-GM SILABS-SI5315B-C-GM Datasheet
416Kb / 54P
   SYNCHRONOUS ETHERNET/TELECOM JITTER ATTENUATING CLOCK MULTIPLIER
logo
Skyworks Solutions Inc.
SI5315B-C-GM SKYWORKS-SI5315B-C-GM Datasheet
1Mb / 54P
   SYNCHRONOUS ETHERNET/TELECOM JITTER ATTENUATING CLOCK MULTIPLIER
Rev. 1.0
More results

同様の説明 - SI5315B-C-GM

メーカー部品番号データシート部品情報
logo
Integrated Device Techn...
IDT8V19N486-02I IDT-IDT8V19N486-02I Datasheet
234Kb / 3P
   Jitter attenuation and frequency multiplication
logo
NIHON DEMPA KOGYO
NW50M50LA NDK-NW50M50LA Datasheet
87Kb / 1P
   Frequency Timing and Translation Modules
logo
Micrel Semiconductor
SM844256 MICREL-SM844256 Datasheet
246Kb / 8P
   10 Gigabit Ethernet and SONET, 6 Output, Ultra-Low Jitter LVDS Frequency Synthesizer
SM843256 MICREL-SM843256 Datasheet
238Kb / 8P
   10 Gigabit Ethernet and SONET, 6 output, Ultra-Low Jitter LVPECL Frequency Synthesizer
logo
Abracon Corporation
ASTMUPLD ABRACON-ASTMUPLD Datasheet
2Mb / 6P
   Any frequency between 1MHz and 625MHz
05/15/2017
logo
Zarlink Semiconductor I...
ZL30106 ZARLINK-ZL30106_05 Datasheet
1Mb / 48P
   SONET/SDH/PDH Network Interface DPLL
ZL30106 ZARLINK-ZL30106 Datasheet
423Kb / 48P
   SONET/SDH/PDH Network Interface DPLL
logo
Diodes Incorporated
DMN61D8LVTQ DIODES-DMN61D8LVTQ Datasheet
350Kb / 7P
   Provides a reliable and robust interface between sensitive logic and DC relay coils
logo
Exar Corporation
XRT86SH328 EXAR-XRT86SH328_2 Datasheet
1Mb / 159P
   SONET TO 28-T1/21-E1 PDH MAPPER - VOYAGER PIN AND ARCHITECTURE DESC
logo
Zilog, Inc.
Z84C2006VEC ZILOG-Z84C2006VEC Datasheet
1Mb / 16P
   Provides a direct interface between Z80 microcomputer systems and peripheral devices
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com