データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD7731BR データシート(PDF) 10 Page - Analog Devices

部品番号 AD7731BR
部品情報  Low Noise, High Throughput 24-Bit Sigma-Delta ADC
Download  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD7731BR データシート(HTML) 10 Page - Analog Devices

Back Button AD7731BR Datasheet HTML 6Page - Analog Devices AD7731BR Datasheet HTML 7Page - Analog Devices AD7731BR Datasheet HTML 8Page - Analog Devices AD7731BR Datasheet HTML 9Page - Analog Devices AD7731BR Datasheet HTML 10Page - Analog Devices AD7731BR Datasheet HTML 11Page - Analog Devices AD7731BR Datasheet HTML 12Page - Analog Devices AD7731BR Datasheet HTML 13Page - Analog Devices AD7731BR Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 44 page
background image
AD7731
–10–
REV. 0
OUTPUT NOISE AND RESOLUTION SPECIFICATION
The AD7731 has a number of different modes of operation of the on-chip filter and chopping features. These options are discussed
in more detail in later sections. The part can be programmed either to optimize the throughput rate and settling time or to optimize
noise and drift performance. Noise tables for two of the primary modes of operation of the part are outlined below for a selection of
output rates and settling times. The first mode, where the AD7731 is configured with CHP = 0 and SKIP mode enabled, provides
fast settling time while still maintaining high resolution. The second mode, where CHP = 1 and the full second filter is included,
provides very low noise numbers with lower output rates. Settling time refers to the time taken to get an output that is 100% settled
to the new value after a channel change or exercising
SYNC.
Output Noise (CHP = 0, SKIP = 1)
Table I shows the output rms noise for some typical output update rates and –3 dB frequencies for the AD7731 when used in
nonchop mode (CHP of Filter Register = 0) and with the second filter bypassed (SKIP of Filter Register = 1). The table is generated
with a master clock frequency of 4.9152 MHz. These numbers are typical and generated at a differential analog input voltage of 0V.
The output update rate is selected via the SF0 to SF11 bits of the Filter Register. Table II, meanwhile, shows the output peak-to-
peak resolution in bits (rounded to the nearest 0.5 LSB) for the same output update rates. It is important to note that the numbers in
Table II represent the resolution for which there will be no code flicker within a six-sigma limit. They are not calculated based on
rms noise but on peak-to-peak noise.
The numbers are generated for the bipolar input ranges. When the part is operated in unipolar mode, the output noise will be the
same as the equivalent bipolar input range. As a result, the numbers in Table I will remain the same for unipolar ranges. To calculate
the numbers for Table II for unipolar input ranges simply subtract one from the peak-to-peak resolution number in bits.
Table I. Output Noise vs. Input Range and Update Rate (CHP = 0, SKIP = 1)
Typical Output RMS Noise in
V
Output
–3 dB
SF
Settling
Input Range
Data Rate
Frequency
Word
Time
1.28 V
640 mV
320 mV
160 mV
80 mV
40 mV
20 mV
150 Hz
39.3 Hz
2048
20 ms
2.6
1.45
0.87
0.6
0.43
0.28
0.2
200 Hz
52.4 Hz
1536
15 ms
3.0
1.66
1.02
0.69
0.48
0.32
0.22
300 Hz
78.6 Hz
1024
10 ms
3.7
2
1.26
0.84
0.58
0.41
0.28
400 Hz
104.8 Hz
768
7.5 ms
4.2
2.3
1.46
1.0
0.69
0.46
0.32
600 Hz
157 Hz
512
5 ms
5.2
2.9
1.78
1.2
0.85
0.58
0.41
800 Hz
209.6 Hz
384
3.75 ms
6
3.3
2.1
1.4
0.98
0.66
0.47
1200 Hz
314 Hz
256
2.5 ms
7.8
4.3
2.6
1.8
1.27
0.82
0.57
1600 Hz
419.2 Hz
192
1.87 ms
10.9
5.4
3.5
2.18
1.51
0.94
0.64
2400 Hz
629 Hz
128
1.25 ms
27.1
13.9
7.3
3.5
2.22
1.24
0.83
3200 Hz
838.4 Hz
96
0.94 ms
47
24.4
11.4
5.3
3.1
1.9
1.0
4800 Hz
1260 Hz
64
0.625 ms
99
50.3
24.5
12.5
6.5
3.3
1.7
6400 Hz
1676 Hz
48
0.47 ms
193
97
48
24
11.8
6.6
3.0
Table II. Peak-to-Peak Resolution vs. Input Range and Update Rate (CHP = 0, SKIP = 1)
Peak-to-Peak Resolution in Bits
Output
–3 dB
SF
Settling
Input Range
Data Rate
Frequency
Word
Time
1.28 V
640 mV
320 mV
160 mV
80 mV
40 mV
20 mV
150 Hz
39.3 Hz
2048
20 ms
17.5
17
17
16.5
16
15.5
15
200 Hz
52.4 Hz
1536
15 ms
17
17
16.5
16.5
16
15.5
15
300 Hz
78.6 Hz
1024
10 ms
17
16.5
16.5
16
15.5
15
14.5
400 Hz
104.8 Hz
768
7.5 ms
16.5
16.5
16
15.5
15.5
15
14.5
600 Hz
157 Hz
512
5 ms
16.5
16
16
15.5
15
14.5
14
800 Hz
209.6 Hz
384
3.75 ms
16
16
15.5
15
14.5
14.5
14
1200 Hz
314 Hz
256
2.5 ms
15.5
15.5
15.5
15
14.5
14
13.5
1600 Hz
419.2 Hz
192
1.87 ms
15
15.5
15
14.5
14
14
13.5
2400 Hz
629 Hz
128
1.25 ms
14
14
14
14
13.5
13.5
13
3200 Hz
838.4 Hz
96
0.94 ms
13
13
13
13
13
13
12.5
4800 Hz
1260 Hz
64
0.625 ms
12
12
12
12
12
11.5
12
6400 Hz
1676 Hz
48
0.47 ms
11
11
11
11
11
11
11
REV. A


同様の部品番号 - AD7731BR

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7731BR AD-AD7731BR Datasheet
411Kb / 44P
   Low Noise, High Throughput 24-Bit Sigma-Delta ADC
REV. 0
AD7731BRU AD-AD7731BRU Datasheet
411Kb / 44P
   Low Noise, High Throughput 24-Bit Sigma-Delta ADC
REV. 0
More results

同様の説明 - AD7731BR

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7731 AD-AD7731_15 Datasheet
1,008Kb / 44P
   Low Noise, High Throughput 24-Bit Sigma-Delta ADC
REV. A
AD7731 AD-AD7731 Datasheet
411Kb / 44P
   Low Noise, High Throughput 24-Bit Sigma-Delta ADC
REV. 0
AD7739 AD-AD7739_15 Datasheet
540Kb / 32P
   8-Channel, High Throughput, 24-Bit Sigma-Delta ADC
REV. A
AD7739 AD-AD7739_17 Datasheet
604Kb / 33P
   8-Channel, High Throughput, 24-Bit Sigma-Delta ADC
AD7739 AD-AD7739 Datasheet
380Kb / 32P
   8-Channel, High Throughput, 24-Bit Sigma-Delta ADC
REV. 0
AD7739BRUZ AD-AD7739BRUZ Datasheet
540Kb / 32P
   8-Channel, High Throughput, 24-Bit Sigma-Delta ADC
REV. A
logo
Intersil Corporation
ISL26102AVZ INTERSIL-ISL26102AVZ Datasheet
909Kb / 21P
   Low-Noise 24-bit Delta Sigma ADC
October 12, 2012
logo
Renesas Technology Corp
ISL26132 RENESAS-ISL26132 Datasheet
1Mb / 23P
   Low-Noise 24-bit Delta Sigma ADC
logo
Intersil Corporation
ISL26102 INTERSIL-ISL26102 Datasheet
911Kb / 21P
   Low-Noise 24-bit Delta Sigma ADC
logo
Renesas Technology Corp
ISL26102 RENESAS-ISL26102 Datasheet
1Mb / 21P
   Low-Noise 24-bit Delta Sigma ADC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com