データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD7920BRM データシート(PDF) 6 Page - Analog Devices

部品番号 AD7920BRM
部品情報  250 kSPS, 10-/12-Bit ADCs in 6-Lead SC70
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD7920BRM データシート(HTML) 6 Page - Analog Devices

Back Button AD7920BRM Datasheet HTML 2Page - Analog Devices AD7920BRM Datasheet HTML 3Page - Analog Devices AD7920BRM Datasheet HTML 4Page - Analog Devices AD7920BRM Datasheet HTML 5Page - Analog Devices AD7920BRM Datasheet HTML 6Page - Analog Devices AD7920BRM Datasheet HTML 7Page - Analog Devices AD7920BRM Datasheet HTML 8Page - Analog Devices AD7920BRM Datasheet HTML 9Page - Analog Devices AD7920BRM Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 24 page
background image
AD7910/AD7920
Rev. C | Page 6 of 24
TIMING SPECIFICATIONS
VDD = 2.35 V to 5.25 V, TA = TMIN to TMAX, unless otherwise noted.
Table 3.
Parameter1
AD7910/AD7920
Limit at TMIN, TMAX
Unit
Description
fSCLK2
10
kHz min3
5
MHz max
tCONVERT
14 × tSCLK
AD7910
16 × tSCLK
AD7920
tQUIET
50
ns min
Minimum quiet time required between bus relinquish and start of next
conversion
t1
10
ns min
Minimum CS pulse width
t2
10
ns min
CS to SCLK setup time
t34
22
ns max
Delay from CS until SDATA three-state disabled
t4
40
ns max
Data access time after SCLK falling edge
t5
0.4 × tSCLK
ns min
SCLK low pulse width
t6
0.4 × tSCLK
ns min
SCLK high pulse width
t75, 6
SCLK to data valid hold time
10
ns min
VDD ≤ 3.3 V
9.5
ns min
3.3 V < VDD ≤ 3.6 V
7
ns min
VDD > 3.6 V
t86, 7
36
ns max
SCLK falling edge to SDATA three-state
See Note 7
ns min
SCLK falling edge to SDATA three-state
tPOWER-UP8
1
μs max
Power-up time from full power-down
1 Guaranteed by characterization. All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
2 Mark/Space ratio for the SCLK input is 40/60 to 60/40.
3 Minimum fSCLK at which specifications are guaranteed.
4 Measured with the load circuit of Figure 2 and defined as the time required for the output to cross 0.8 V or 1.8 V when VDD = 2.35 V and 0.8 V or 2.0 V for VDD > 2.35 V.
5 Measured with a 50 pF load capacitor.
6 t8 is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then extrapolated
back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t8, shown in the Timing Specifications is the true bus relinquish
time of the part and is independent of the bus loading.
7 T7 values apply to t8 minimum values also.
8 See Power-Up Time section.
200
μAI
OL
200
μAI
OH
1.6V
TO OUTPUT
PIN
CL
50pF
Figure 2. Load Circuit for Digital Output Timing Specifications


同様の部品番号 - AD7920BRM

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7920BRM AD-AD7920BRM Datasheet
1Mb / 20P
   250 kSPS, 10-/12-Bit ADCs in 6-Lead SC70
REV. B
AD7920BRM-REEL AD-AD7920BRM-REEL Datasheet
1Mb / 20P
   250 kSPS, 10-/12-Bit ADCs in 6-Lead SC70
REV. B
AD7920BRM-REEL7 AD-AD7920BRM-REEL7 Datasheet
1Mb / 20P
   250 kSPS, 10-/12-Bit ADCs in 6-Lead SC70
REV. B
More results

同様の説明 - AD7920BRM

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7910 AD-AD7910_15 Datasheet
493Kb / 24P
   250 kSPS, 10-/12-Bit ADCs in 6-Lead SC70
REV. C
AD7910 AD-AD7910 Datasheet
1Mb / 20P
   250 kSPS, 10-/12-Bit ADCs in 6-Lead SC70
REV. B
AD7920 AD-AD7920_15 Datasheet
493Kb / 24P
   250 kSPS, 10-/12-Bit ADCs in 6-Lead SC70
REV. C
AD7476A AD-AD7476A Datasheet
580Kb / 24P
   2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70
REV. C
AD7477A AD-AD7477A_15 Datasheet
689Kb / 29P
   2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70
Rev. F
AD7476ABRMZ AD-AD7476ABRMZ Datasheet
438Kb / 28P
   2.35 V to 5.25 V, 1 MSPS 12-/10-/8-Bit ADCs in 6-Lead SC70
Rev. F
AD7476A AD-AD7476A_15 Datasheet
689Kb / 29P
   2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70
Rev. F
AD7478A AD-AD7478A_15 Datasheet
689Kb / 29P
   2.35 V to 5.25 V, 1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SC70
Rev. F
AD7278 AD-AD7278_15 Datasheet
717Kb / 29P
   3 MSPS, 12-/10-/8-Bit ADCs in 6-Lead TSOT
REV. C
AD7276 AD-AD7276 Datasheet
501Kb / 28P
   3 MSPS, 12-/10-/8-Bit ADCs in 6-Lead TSOT
REV. C
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com