データシートサーチシステム |
|
AD421BNZ データシート(PDF) 3 Page - Analog Devices |
|
AD421BNZ データシート(HTML) 3 Page - Analog Devices |
3 / 14 page AD421 –3– REV. C TIMING CHARACTERISTICS1, 2, 3 Parameter (B Versions) Units Conditions/Comments tCK 100 ns min Data Clock Period tCL 50 ns min Data Clock Low Time tCH 50 ns min Data Clock High Time tDW 30 ns min Data Stable Width tDS 30 ns min Data Setup Time tDH 0 ns min Data Hold Time tLD 50 ns min Latch Delay Time tLL 50 ns min Latch Low Time tLH 50 ns min Latch High Time NOTES 1Guaranteed by characterization at initial product release, not production tested. 2See Figures 1 and 2. 3All input signals are specified with tr = tf = 5 ns (10% to 90% of V CC ) and timed from a voltage level of (VIN + VIL )/2; tr and tf should not exceed 1 µs on any digital input. Specifications subject to change without notice. WORD "N" WORD "N +1" 10 1 1 1 1 11 1 1 00 0 0 0 0 1 0 0 1 CLOCK DATA LATCH Figure 1. Serial Interface Waveforms (Normal Data Load) CLOCK DATA LATCH t CK t CL t CH t DS t DH t DW t LD t LL t LH Figure 2. Serial Interface Timing Diagram (VCC = +3 V to +5 V, TA = TMIN to TMAX unless otherwise noted) |
同様の部品番号 - AD421BNZ |
|
同様の説明 - AD421BNZ |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |