データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

TLC1549ID データシート(PDF) 4 Page - Texas Instruments

Click here to check the latest version.
部品番号 TLC1549ID
部品情報  10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

TLC1549ID データシート(HTML) 4 Page - Texas Instruments

  TLC1549ID Datasheet HTML 1Page - Texas Instruments TLC1549ID Datasheet HTML 2Page - Texas Instruments TLC1549ID Datasheet HTML 3Page - Texas Instruments TLC1549ID Datasheet HTML 4Page - Texas Instruments TLC1549ID Datasheet HTML 5Page - Texas Instruments TLC1549ID Datasheet HTML 6Page - Texas Instruments TLC1549ID Datasheet HTML 7Page - Texas Instruments TLC1549ID Datasheet HTML 8Page - Texas Instruments TLC1549ID Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 17 page
background image
TLC1549C, TLC1549I, TLC1549M
10-BIT ANALOG-TO-DIGITAL CONVERTERS
WITH SERIAL CONTROL
SLAS059C – DECEMBER 1992 – REVISED MARCH 1995
4
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
detailed description
Table 1. Mode Operation
MODES
CS
NO. OF
I/O CLOCKS
MSB AT Terminal 6†
TIMING
DIAGRAM
Mode 1
High between conversion cycles
10
CS falling edge
Figure 6
Fast Modes
Mode 2
Low continuously
10
Within 21
µs
Figure 7
Fast Modes
Mode 3
High between conversion cycles
11 to 16‡
CS falling edge
Figure 8
Mode 4
Low continuously
16‡
Within 21
µs
Figure 9
Slow Modes
Mode 5
High between conversion cycles
11 to 16‡
CS falling edge
Figure 10
Slow Modes
Mode 6
Low continuously
16‡
16th clock falling edge
Figure 11
† This timing also initiates serial interface communication.
‡ No more than 16 clocks should be used.
All the modes require a minimum period of 21
µs after the falling edge of the tenth I/O CLOCK before a new
transfer sequence can begin. During a serial I/O CLOCK data transfer, CS must be active (low) so that I/O
CLOCK is enabled. When CS is toggled between data transfers (modes 1, 3, and 5), the transitions at CS are
recognized as valid only if the level is maintained for a minimum period of 1.425
µs after the transition. If the
transfer is more than ten I/O clocks (modes 3, 4, 5, and 6), the rising edge of the eleventh clock must occur within
9.5
µs after the falling edge of the tenth I/O CLOCK; otherwise, the device could lose synchronization with the
host serial interface and CS has to be toggled to restore proper operation.
fast modes
The TLC1549 is in a fast mode when the serial I/O CLOCK data transfer is completed within 21
µs from the falling
edge of the tenth I/O CLOCK. With a ten-clock serial transfer, the device can only run in a fast mode.
mode 1: fast mode, CS inactive (high) between transfers, 10-clock transfer
In this mode, CS is inactive (high) between serial I/O CLOCK transfers and each transfer is ten clocks long. The
falling edge of CS begins the sequence by removing DATA OUT from the high-impedance state. The rising edge
of CS ends the sequence by returning DATA OUT to the high-impedance state within the specified delay time.
Also, the rising edge of CS disables I/O CLOCK within a setup time plus two falling edges of the internal system
clock.
mode 2: fast mode, CS active (low) continuously, 10-clock transfer
In this mode, CS is active (low) between serial I/O CLOCK transfers and each transfer is ten clocks long. After
the initial conversion cycle, CS is held active (low) for subsequent conversions. Within 21
µs after the falling
edge of the tenth I/O CLOCK, the MSB of the previous conversion appears at DATA OUT.
mode 3: fast mode, CS inactive (high) between transfers, 11- to 16-clock transfer
In this mode, CS is inactive (high) between serial I/O CLOCK transfers and each transfer can be 11 to 16 clocks
long. The falling edge of CS begins the sequence by removing DATA OUT from the high-impedance state. The
rising edge of CS ends the sequence by returning DATA OUT to the high-impedance state within the specified
delay time. Also, the rising edge of CS disables I/O CLOCK within a setup time plus two falling edges of the
internal system clock.
mode 4: fast mode, CS active (low) continuously, 16-clock transfer
In this mode, CS is active (low) between serial I/O CLOCK transfers and each transfer must be exactly 16 clocks
long. After the initial conversion cycle, CS is held active (low) for subsequent conversions. Within 21
µs after
the falling edge of the tenth I/O CLOCK, the MSB of the previous conversion appears at DATA OUT.
slow modes
In a slow mode, the serial I/O CLOCK data transfer is completed after 21
µs from the falling edge of the tenth
I/O CLOCK.


同様の部品番号 - TLC1549ID

メーカー部品番号データシート部品情報
logo
Texas Instruments
TLC1549ID TI-TLC1549ID Datasheet
238Kb / 15P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
TLC1549ID TI1-TLC1549ID Datasheet
257Kb / 18P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
TLC1549IDG4 TI1-TLC1549IDG4 Datasheet
257Kb / 18P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
TLC1549IDR TI1-TLC1549IDR Datasheet
257Kb / 18P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
TLC1549IDRG4 TI1-TLC1549IDRG4 Datasheet
257Kb / 18P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
More results

同様の説明 - TLC1549ID

メーカー部品番号データシート部品情報
logo
Texas Instruments
TLV1549C TI1-TLV1549C_14 Datasheet
598Kb / 20P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
TLV1549 TI1-TLV1549 Datasheet
596Kb / 19P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
TLC1549C TI-TLC1549C Datasheet
238Kb / 15P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
TLV1549C TI-TLV1549C Datasheet
238Kb / 15P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
TLC1549C TI1-TLC1549C_14 Datasheet
257Kb / 18P
[Old version datasheet]   10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
TLC548C TI-TLC548C Datasheet
167Kb / 12P
[Old version datasheet]   8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
TLC0831C TI-TLC0831C Datasheet
206Kb / 14P
[Old version datasheet]   8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
TLC0831C TI1-TLC0831C_14 Datasheet
915Kb / 21P
[Old version datasheet]   8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
TLC0834C TI1-TLC0834C_14 Datasheet
794Kb / 20P
[Old version datasheet]   8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
TLC0831 TI1-TLC0831 Datasheet
656Kb / 19P
[Old version datasheet]   8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com