データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD7819 データシート(PDF) 7 Page - Analog Devices

部品番号 AD7819
部品情報  2.7 V to 5.5 V, 200 kSPS 8-Bit Sampling ADC
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD7819 データシート(HTML) 7 Page - Analog Devices

Back Button AD7819 Datasheet HTML 3Page - Analog Devices AD7819 Datasheet HTML 4Page - Analog Devices AD7819 Datasheet HTML 5Page - Analog Devices AD7819 Datasheet HTML 6Page - Analog Devices AD7819 Datasheet HTML 7Page - Analog Devices AD7819 Datasheet HTML 8Page - Analog Devices AD7819 Datasheet HTML 9Page - Analog Devices AD7819 Datasheet HTML 10Page - Analog Devices AD7819 Datasheet HTML 11Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 7 / 11 page
background image
REV. B
AD7819
–7–
During the acquisition phase the sampling capacitor must be
charged to within a 1/2 LSB of its final value. The time it takes
to charge the sampling capacitor (TCHARGE) is given by the fol-
lowing formula:
TCHARGE = 6.2
× (R2 + 125 Ω) × 3.5 pF
For small values of source impedance, the settling time associ-
ated with the sampling circuit (100 ns) is, in effect, the acquisition
time of the ADC. For example, with a source impedance (R2)
of 10
Ω, the charge time for the sampling capacitor is approxi-
mately 3 ns. The charge time becomes significant for source
impedances of 2 k
Ω and greater.
AC Acquisition Time
In ac applications it is recommended to always buffer analog
input signals. The source impedance of the drive circuitry must
be kept as low as possible to minimize the acquisition time of the
ADC. Large values of source impedance will cause the THD to
degrade at high throughput rates.
ADC TRANSFER FUNCTION
The output coding of the AD7819 is straight binary. The designed
code transitions occur at successive integer LSB values (i.e.,
1 LSB, 2 LSBs, etc.). The LSB size is = VREF/256. The ideal
transfer characteristic for the AD7819 is shown in Figure 7 below.
111...111
111...110
111...000
011...111
000...010
000...001
000...000
1LSB = VREF/256
0V 1LSB
+VREF –1LSB
ANALOG INPUT
Figure 7. Transfer Characteristic
POWER-UP TIMES
The AD7819 has a 1.5
µs power-up time. When VDD is first con-
nected, the AD7819 is in a low current mode of operation. In
order to carry out a conversion the AD7819 must first be pow-
ered up. The ADC is powered up by a rising edge on an internally
generated
CONVST signal, which occurs as a result of a rising
edge on the external
CONVST pin. The rising edge of the external
CONVST signal initiates a 1.5
µs pulse on the internal CONVST
signal. This pulse is present to ensure the part has enough time
to power-up before a conversion is initiated, as a conversion is
initiated on the falling edge of gated
CONVST. See Timing and
Control section. Care must be taken to ensure that the
CONVST
pin of the AD7819 is logic low when VDD is first applied.
When operating in Mode 2, the ADC is powered down at the
end of each conversion and powered up again before the next
conversion is initiated. (See Figure 8.)
t POWER-UP
1.5 s
tPOWER-UP
1.5 s
tPOWER-UP
1.5 s
MODE 1
MODE 2
VDD
EXT
CONVST
INT
CONVST
VDD
EXT
CONVST
INT
CONVST
Figure 8. Power-Up Times
POWER VS. THROUGHPUT RATE
By operating the AD7819 in Mode 2, the average power con-
sumption of the AD7819 decreases at lower throughput rates.
Figure 9 shows how the Automatic Power-Down is implemented
using the external
CONVST signal to achieve the optimum
power performance for the AD7819. The AD7819 is operated
in Mode 2 and the duration of the external
CONVST pulse is
set to be equal to or less than the power-up time of the device.
As the throughput rate is reduced, the device remains in its power-
down state longer and the average power consumption over time
drops accordingly.
EXT
CONVST
INT
CONVST
POWER-DOWN
tPOWER-UP
1.5 s
tCONVERT
4.5 s
tCYCLE
100 s @ 10kSPS
Figure 9. Automatic Power-Down
If, for example, the AD7819 is operated in a continuous sam-
pling mode with a throughput rate of 10 kSPS, the power
consumption is calculated as follows. The power dissipation
during normal operation is 10.5 mW, VDD = 3 V. If the power-
up time is 1.5
µs and the conversion time is 4.5 µs, the AD7819
can be said to dissipate 10.5 mW for 6
µs (worst case) during
each conversion cycle. If the throughput rate is 10 kSPS, the
cycle time is then 100
µs and the average power dissipated dur-
ing each cycle is (6/100)
× (10.5 mW) = 630 µW.


同様の部品番号 - AD7819

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7819 AD-AD7819 Datasheet
146Kb / 11P
   2.7 V to 5.5 V, 200 kSPS 8-Bit Sampling ADC
REV. A
AD7819 AD-AD7819 Datasheet
187Kb / 12P
   2.7 V to 5.5 V, 200 kSPS 8-Bit Sampling ADC
AD7819YN AD-AD7819YN Datasheet
146Kb / 11P
   2.7 V to 5.5 V, 200 kSPS 8-Bit Sampling ADC
REV. A
AD7819YN AD-AD7819YN Datasheet
187Kb / 12P
   2.7 V to 5.5 V, 200 kSPS 8-Bit Sampling ADC
AD7819YR AD-AD7819YR Datasheet
146Kb / 11P
   2.7 V to 5.5 V, 200 kSPS 8-Bit Sampling ADC
REV. A
More results

同様の説明 - AD7819

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7819 AD-AD7819_15 Datasheet
156Kb / 11P
   2.7 V to 5.5 V, 200 kSPS 8-Bit Sampling ADC
REV. B
AD7819 AD-AD7819_17 Datasheet
187Kb / 12P
   2.7 V to 5.5 V, 200 kSPS 8-Bit Sampling ADC
AD7819 AD-AD7819 Datasheet
146Kb / 11P
   2.7 V to 5.5 V, 200 kSPS 8-Bit Sampling ADC
REV. A
AD7813 AD-AD7813_15 Datasheet
194Kb / 11P
   2.7 V to 5.5 V, 400 kSPS 8-/10-Bit Sampling ADC
REV. C
AD7813YNZ AD-AD7813YNZ Datasheet
174Kb / 11P
   2.7 V to 5.5 V, 400 kSPS 8-/10-Bit Sampling ADC
REV. C
AD7813 AD-AD7813_17 Datasheet
219Kb / 12P
   2.7 V to 5.5 V, 400 kSPS 8-/10-Bit Sampling ADC
AD7813 AD-AD7813 Datasheet
185Kb / 11P
   2.7 V to 5.5 V, 400 kSPS 8-/10-Bit Sampling ADC
REV. B
AD7811YRUZ AD-AD7811YRUZ Datasheet
211Kb / 19P
   2.7 V to 5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs
REV. B
AD7811 AD-AD7811 Datasheet
200Kb / 19P
   2.7 V to 5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs
REV. B
AD7812YRUZ AD-AD7812YRUZ Datasheet
211Kb / 19P
   2.7 V to 5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com