データシートサーチシステム |
|
AD5161BRM10 データシート(PDF) 7 Page - Analog Devices |
|
AD5161BRM10 データシート(HTML) 7 Page - Analog Devices |
7 / 20 page Data Sheet AD5161 Rev. B | Page 7 of 20 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS 1 2 3 4 5 10 9 8 7 6 A B CS/ADO SDO/NC SDI/SDA DD AD5161 TOP VIEW (Not to Scale) W V DIS GND CLK/SCL Figure 3. Pin Configuration Table 5. Pin Function Description Pin No. Mnemonic Description 1 A A Terminal. 2 B B Terminal. 3 CS/AD0 Chip Select (CS) Input, Active Low. When CS returns high, data will be loaded into the DAC register. Programmable address bit 0 (AD0) for multiple package decoding. 4 SDO/NC Serial Data Output (SDO). Open-drain transistor requires pull-up resistor. No Connect (NC). 5 SDI/SDA Serial Data Input (SDI). Serial Data Input/Output (SDA). 6 CLK/SCL Serial Clock Input. Positive edge triggered. 7 GND Digital Ground. 8 DIS Digital Interface Select (SPI/I2C Select). SPI when DIS = 0, I2C when DIS = 1. 9 V DD Positive Power Supply. 10 W W Terminal. |
同様の部品番号 - AD5161BRM10 |
|
同様の説明 - AD5161BRM10 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |