データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

74LVC821ADB データシート(PDF) 1 Page - List of Unclassifed Manufacturers

部品番号 74LVC821ADB
部品情報  10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigger; 3-state
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ETC2 [List of Unclassifed Manufacturers]
ホームページ  
Logo ETC2 - List of Unclassifed Manufacturers

74LVC821ADB データシート(HTML) 1 Page - List of Unclassifed Manufacturers

  74LVC821ADB Datasheet HTML 1Page - List of Unclassifed Manufacturers 74LVC821ADB Datasheet HTML 2Page - List of Unclassifed Manufacturers 74LVC821ADB Datasheet HTML 3Page - List of Unclassifed Manufacturers 74LVC821ADB Datasheet HTML 4Page - List of Unclassifed Manufacturers 74LVC821ADB Datasheet HTML 5Page - List of Unclassifed Manufacturers 74LVC821ADB Datasheet HTML 6Page - List of Unclassifed Manufacturers 74LVC821ADB Datasheet HTML 7Page - List of Unclassifed Manufacturers 74LVC821ADB Datasheet HTML 8Page - List of Unclassifed Manufacturers 74LVC821ADB Datasheet HTML 9Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 20 page
background image
1.
General description
The 74LVC821A is a high performance, low power, low voltage Si-gate CMOS device and
superior to most advanced CMOS compatible TTL families.
Inputs can be driven from either 3.3 V or 5 V devices. In 3-state operation, outputs can
handle 5 V. This feature allows the use of these devices as translators in a mixed 3.3 V
and 5 V environment.
The 74LVC821A is a 10-bit D-type flip-flop featuring separate D-type inputs for each
flip-flop and 3-state outputs for bus-oriented applications. A clock input (pin CP) and an
output enable input (pin OE) are common to all flip-flops. The ten flip-flops will store the
state of their individual D-inputs that meet the set-up and hold times requirements on the
LOW-to-HIGH CP transition. When pin OE is LOW, the contents of the ten flip-flops is
available at the outputs.
When pin OE is HIGH, the outputs go to the high-impedance OFF-state. Operation of the
OE inputs does not affect the state of the flip-flops.
2.
Features
s 5 V tolerant inputs and outputs; for interfacing with 5 V logic
s Wide supply voltage range from 1.2 V to 3.6 V
s Inputs accept voltages up to 5.5 V
s CMOS low power consumption
s Direct interface with TTL levels
s Flow-through pin-out architecture
s 10-bit positive edge-triggered register
s Independent register and 3-state buffer operation
s Complies with JEDEC standard JESD8-B
s ESD protection:
x HBM EIA/JESD22-A114-B exceeds 2000 V
x MM EIA/JESD22-A115-A exceeds 200 V.
s Specified from
−40 °C to +85 °C and −40 °C to +125 °C.
74LVC821A
10-bit D-type flip-flop with 5 V tolerant inputs/outputs;
positive-edge trigger; 3-state
Rev. 03 — 11 May 2004
Product data sheet


同様の部品番号 - 74LVC821ADB

メーカー部品番号データシート部品情報
logo
NXP Semiconductors
74LVC821ADB PHILIPS-74LVC821ADB Datasheet
102Kb / 12P
   10-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger 3-State
1998 Sep 25
74LVC821ADB NXP-74LVC821ADB Datasheet
147Kb / 20P
   10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigger; 3-state
Rev. 4-23 November 2012
More results

同様の説明 - 74LVC821ADB

メーカー部品番号データシート部品情報
logo
NXP Semiconductors
74LVC821ABQ NXP-74LVC821ABQ Datasheet
147Kb / 20P
   10-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive-edge trigger; 3-state
Rev. 4-23 November 2012
74LVC821A PHILIPS-74LVC821A Datasheet
102Kb / 12P
   10-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger 3-State
1998 Sep 25
logo
Nexperia B.V. All right...
74LVC823A NEXPERIA-74LVC823A Datasheet
288Kb / 18P
   9-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state
Rev. 6 - 18 June 2020
74LVC823A-Q100 NEXPERIA-74LVC823A-Q100 Datasheet
239Kb / 16P
   9-bit D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state
74LVC574A NEXPERIA-74LVC574A Datasheet
271Kb / 15P
   Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state
Rev. 6 - 30 August 2021
logo
NXP Semiconductors
74LVC574ABQ PHILIPS-74LVC574ABQ Datasheet
142Kb / 19P
   Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger 3-state
Rev. 5-18 December 2012
logo
Nexperia B.V. All right...
74LVC374A-Q100 NEXPERIA-74LVC374A-Q100 Datasheet
805Kb / 18P
   Octal D-type flip-flop with 5 V tolerant inputs/outputs; positive edge-trigger; 3-state
74LVC374A NEXPERIA-74LVC374A Datasheet
271Kb / 15P
   Octal D-type flip-flop; 5 V tolerant inputs/outputs; positive-edge trigger; 3-state
Rev. 5 - 27 August 2021
logo
NXP Semiconductors
74LVC823A PHILIPS-74LVC823A Datasheet
106Kb / 12P
   9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger 3-State
1998 Sep 24
74LVC374A PHILIPS-74LVC374A Datasheet
101Kb / 12P
   Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger 3-State
1998 Jul 29
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com