データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

SN74F112D データシート(PDF) 3 Page - Texas Instruments

Click here to check the latest version.
部品番号 SN74F112D
部品情報  DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

SN74F112D データシート(HTML) 3 Page - Texas Instruments

  SN74F112D Datasheet HTML 1Page - Texas Instruments SN74F112D Datasheet HTML 2Page - Texas Instruments SN74F112D Datasheet HTML 3Page - Texas Instruments SN74F112D Datasheet HTML 4Page - Texas Instruments SN74F112D Datasheet HTML 5Page - Texas Instruments SN74F112D Datasheet HTML 6Page - Texas Instruments SN74F112D Datasheet HTML 7Page - Texas Instruments SN74F112D Datasheet HTML 8Page - Texas Instruments SN74F112D Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 13 page
background image
SN74F112
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP
WITH CLEAR AND PRESET
SDFS048A – D2932, MARCH 1987 – REVISED OCTOBER 1993
2–3
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
recommended operating conditions
MIN
NOM
MAX
UNIT
VCC
Supply voltage
4.5
5
5.5
V
VIH
High-level input voltage
2
V
VIL
Low-level input voltage
0.8
V
IIK
Input clamp current
–18
mA
IOH
High-level output current
–1
mA
IOL
Low-level output current
20
mA
TA
Operating free-air temperature
0
70
°C
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP†
MAX
UNIT
VIK
VCC = 4.5 V,
II = – 18 mA
– 1.2
V
VOH
VCC = 4.5 V,
IOH = – 1 mA
2.5
3.4
V
VOH
VCC = 4.75 V,
IOH = – 1 mA
2.7
V
VOL
VCC = 4.5 V,
IOL = 20 mA
0.3
0.5
V
II
VCC = 5.5 V,
VI = 7 V
0.1
mA
IIH
VCC = 5.5 V,
VI = 2.7 V
20
µA
J or K
– 0.6
IIL
PRE or CLR
VCC = 5.5 V,
VI = 0.5 V
–3
mA
CLK
– 2.4
IOS‡
VCC = 5.5 V,
VO = 0
–60
–150
mA
ICC
VCC = 5.5 V,
See Note 2
12
19
mA
† All typical values are at VCC = 5 V, TA = 25°C.
‡ Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.
NOTE 2: ICC is measured with all outputs open, the Q and Q outputs alternately high and the clock input grounded at the time of measurement.
timing requirements over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted)
VCC = 5 V,
TA = 25°C
MIN
MAX
UNIT
MIN
MAX
fclock
Clock frequency
0
110
0
100
MHz
t
Pulse duration
CLK high or low
4.5
5
ns
tw
Pulse duration
CLR or PRE low
4.5
5
ns
t
Setup time data before CLK
High
4
5
ns
tsu
Setup time, data before CLK
Low
3
3.5
ns
th
Hold time data after CLK
High
0
0
ns
th
Hold time, data after CLK
Low
0
0
ns
tsu
Setup time, inactive state, data before CLK
↓§
CLR or PRE high
4
5
ns
§ Inactive-state state setup time is also referred to as recovery time.


同様の部品番号 - SN74F112D

メーカー部品番号データシート部品情報
logo
Texas Instruments
SN74F112D TI-SN74F112D Datasheet
73Kb / 5P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
More results

同様の説明 - SN74F112D

メーカー部品番号データシート部品情報
logo
NXP Semiconductors
74ALS112A PHILIPS-74ALS112A Datasheet
92Kb / 10P
   Dual J-K negative edge-triggered flip-flop
1991 Feb 08
74F112 PHILIPS-74F112 Datasheet
83Kb / 10P
   Dual J-K negative edge-triggered flip-flop
1990 Feb 09
logo
Mitsubishi Electric Sem...
M74LS73AP MITSUBISHI-M74LS73AP Datasheet
220Kb / 4P
   DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOP WITH RESET
logo
Texas Instruments
CD54AC112 TI1-CD54AC112_14 Datasheet
903Kb / 15P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
logo
Fairchild Semiconductor
DM74ALS109A FAIRCHILD-DM74ALS109A Datasheet
55Kb / 6P
   Dual J-K Positive-Edge-Triggered Flip-Flop
logo
Texas Instruments
SN54LS112A TI1-SN54LS112A_15 Datasheet
1Mb / 20P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE TRIGGERED FLIP-FLOPS
74ACT11112 TI-74ACT11112 Datasheet
75Kb / 5P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
SN74F112 TI-SN74F112 Datasheet
73Kb / 5P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112A TI-SN74LVC112A Datasheet
292Kb / 13P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
74ACT11112 TI1-74ACT11112_11 Datasheet
214Kb / 8P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com