データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

CAT25080HU2I-GT3 データシート(PDF) 5 Page - ON Semiconductor

部品番号 CAT25080HU2I-GT3
部品情報  8-Kb and 16-Kb SPI Serial CMOS EEPROM
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ONSEMI [ON Semiconductor]
ホームページ  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

CAT25080HU2I-GT3 データシート(HTML) 5 Page - ON Semiconductor

  CAT25080HU2I-GT3 Datasheet HTML 1Page - ON Semiconductor CAT25080HU2I-GT3 Datasheet HTML 2Page - ON Semiconductor CAT25080HU2I-GT3 Datasheet HTML 3Page - ON Semiconductor CAT25080HU2I-GT3 Datasheet HTML 4Page - ON Semiconductor CAT25080HU2I-GT3 Datasheet HTML 5Page - ON Semiconductor CAT25080HU2I-GT3 Datasheet HTML 6Page - ON Semiconductor CAT25080HU2I-GT3 Datasheet HTML 7Page - ON Semiconductor CAT25080HU2I-GT3 Datasheet HTML 8Page - ON Semiconductor CAT25080HU2I-GT3 Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 19 page
background image
CAT25080, CAT25160
http://onsemi.com
5
Pin Description
SI: The serial data input pin accepts op−codes, addresses
and data. In SPI modes (0,0) and (1,1) input data is latched
on the rising edge of the SCK clock input.
SO: The serial data output pin is used to transfer data out of
the device. In SPI modes (0,0) and (1,1) data is shifted out
on the falling edge of the SCK clock.
SCK: The serial clock input pin accepts the clock provided
by the host and used for synchronizing communication
between host and CAT25080/160.
CS: The chip select input pin is used to enable/disable the
CAT25080/160. When CS is high, the SO output is tri−stated
(high impedance) and the device is in Standby Mode (unless
an internal write operation is in progress). Every
communication session between host and CAT25080/160
must be preceded by a high to low transition and concluded
with a low to high transition of the CS input.
WP: The write protect input pin will allow all write
operations to the device when held high. When WP pin is
tied low and the WPEN bit in the Status Register (refer to
Status Register description, later in this Data Sheet) is set to
“1”, writing to the Status Register is disabled.
HOLD: The HOLD input pin is used to pause transmission
between host and CAT25080/160, without having to
retransmit the entire sequence at a later time. To pause,
HOLD must be taken low and to resume it must be taken
back high, with the SCK input low during both transitions.
When not used for pausing, the HOLD input should be tied
to VCC, either directly or through a resistor.
Functional Description
The CAT25080/160 devices support the Serial Peripheral
Interface (SPI) bus protocol, modes (0,0) and (1,1). The
device contains an 8−bit instruction register. The instruction
set and associated op−codes are listed in Table 9.
Reading data stored in the CAT25080/160 is
accomplished by simply providing the READ command and
an address. Writing to the CAT25080/160, in addition to a
WRITE command, address and data, also requires enabling
the device for writing by first setting certain bits in a Status
Register, as will be explained later.
After a high to low transition on the CS input pin, the
CAT25080/160 will accept any one of the six instruction
op−codes listed in Table 9 and will ignore all other possible
8−bit combinations. The communication protocol follows
the timing from Figure 2.
Table 9. INSTRUCTION SET
Instruction
Opcode
Operation
WREN
0000 0110
Enable Write Operations
WRDI
0000 0100
Disable Write Operations
RDSR
0000 0101
Read Status Register
WRSR
0000 0001
Write Status Register
READ
0000 0011
Read Data from Memory
WRITE
0000 0010
Write Data to Memory
Figure 2. Synchronous Data Timing
CS
SCK
SI
SO
tCNH
tCSS
tWH
tWL
tSU
tH
HI−Z
VALID
IN
VALID
OUT
tCSH
tRI
tFI
tV
tV
tHO
tCNS
tCS
HI−Z
tDIS
Status Register
The Status Register, as shown in Table 10, contains a
number of status and control bits.
The RDY (Ready) bit indicates whether the device is busy
with a write operation. This bit is automatically set to 1 during
an internal write cycle, and reset to 0 when the device is ready
to accept commands. For the host, this bit is read only.
The WEL (Write Enable Latch) bit is set/reset by the
WREN/WRDI commands. When set to 1, the device is in a
Write Enable state and when set to 0, the device is in a Write
Disable state.
The BP0 and BP1 (Block Protect) bits determine which
blocks are currently write protected. They are set by the user
with the WRSR command and are non−volatile. The user is
allowed to protect a quarter, one half or the entire memory,
by setting these bits according to Table 11. The protected
blocks then become read−only.


同様の部品番号 - CAT25080HU2I-GT3

メーカー部品番号データシート部品情報
logo
Catalyst Semiconductor
CAT25080HU2I-GT3 CATALYST-CAT25080HU2I-GT3 Datasheet
253Kb / 17P
   8-Kb and 16-Kb SPI Serial CMOS EEPROM
logo
ON Semiconductor
CAT25080HU2I-GT3 ONSEMI-CAT25080HU2I-GT3 Datasheet
187Kb / 16P
   8-Kb and 16-Kb SPI Serial CMOS EEPROM
February, 2010 ??Rev. 5
CAT25080HU2I-GT3 ONSEMI-CAT25080HU2I-GT3 Datasheet
188Kb / 19P
   8-Kb and 16-Kb SPI Serial CMOS EEPROM
August, 2012 ??Rev. 8
More results

同様の説明 - CAT25080HU2I-GT3

メーカー部品番号データシート部品情報
logo
Catalyst Semiconductor
CAT25080 CATALYST-CAT25080 Datasheet
253Kb / 17P
   8-Kb and 16-Kb SPI Serial CMOS EEPROM
logo
ON Semiconductor
CAT25080 ONSEMI-CAT25080 Datasheet
187Kb / 16P
   8-Kb and 16-Kb SPI Serial CMOS EEPROM
February, 2010 ??Rev. 5
CAV25080YE-GT3 ONSEMI-CAV25080YE-GT3 Datasheet
160Kb / 13P
   8-Kb and 16-Kb SPI Serial CMOS EEPROM
November, 2011 ??Rev. 0
CAT25080LI ONSEMI-CAT25080LI Datasheet
188Kb / 19P
   8-Kb and 16-Kb SPI Serial CMOS EEPROM
August, 2012 ??Rev. 8
CAT15008 ONSEMI-CAT15008 Datasheet
194Kb / 15P
   Voltage Supervisor with 8-Kb and 16-Kb SPI Serial CMOS EEPROM
Doc. No. MD-1125 Rev. B
logo
Catalyst Semiconductor
CAT15008 CATALYST-CAT15008 Datasheet
353Kb / 15P
   Voltage Supervisor with 8-Kb and 16-Kb SPI Serial CMOS EEPROM
logo
ON Semiconductor
CAV25080 ONSEMI-CAV25080_18 Datasheet
268Kb / 15P
   EEPROM Serial 8/16-Kb SPI
June, 2018 ??Rev. 1
NV25080WF ONSEMI-NV25080WF Datasheet
231Kb / 16P
   EEPROM Serial 8/16-Kb SPI
May, 2018 ??Rev. 2
CAT25080 ONSEMI-CAT25080_18 Datasheet
312Kb / 18P
   EEPROM Serial 8/16-Kb SPI
June, 2018 ??Rev. 9
logo
Catalyst Semiconductor
CAT24C01 CATALYST-CAT24C01 Datasheet
370Kb / 17P
   1-Kb, 2-Kb, 4-Kb, 8-Kb and 16-Kb CMOS Serial EEPROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com