データシートサーチシステム |
|
AD7142 データシート(PDF) 5 Page - Analog Devices |
|
AD7142 データシート(HTML) 5 Page - Analog Devices |
5 / 73 page AD7142 Rev. A | Page 4 of 72 SPECIFICATIONS AVCC, DVCC = 2.6 V to 3.6 V, TA = −40oC to +85°C, unless otherwise noted. Table 1. Parameter Min Typ Max Unit Test Conditions/Comments CAPACITANCE-TO-DIGITAL CONVERTER Update Rate 35.45 36.86 38.4 ms 12 conversion stages in sequencer, decimation rate = 256 Resolution 16 Bit CIN Input Range1 ±2 pF No Missing Codes 16 Bit Guaranteed by design, but not production tested CIN Input Leakage 25 nA Total Unadjusted Error ±20 % Output Noise (Peak-to-Peak) 7 Codes Decimation rate = 128 3 Codes Decimation rate = 256 Output Noise (RMS) 0.8 Codes Decimation rate = 128 0.5 Codes Decimation rate = 256 Parasitic Capacitance 40 pF Parasitic capacitance to ground, per CIN input guaranteed by characterization CBULK Offset Range1 ±20 pF CBULK Offset Resolution 156.25 fF Low Power Mode Delay Accuracy 4 % % of 200 ms, 400 ms, 600 ms, or 800 ms EXCITATION SOURCE Frequency 240 250 260 kHz Output Voltage AVCC V Short-Circuit Source Current 20 mA Short-Circuit Sink Current 50 mA Maximum Output Load 250 pF Capacitance load on source to ground CSHIELD Output Drive 10 μA CSHIELD Bias Level AVCC/2 V LOGIC INPUTS (SDI, SCLK, CS, SDA, GPI TEST) VIH Input High Voltage 0.7 × VDRIVE V VIL Input Low Voltage 0.4 V IIH Input High Voltage −1 μA VIN = VDRIVE IIL Input Low Voltage 1 μA VIN = DGND Hysteresis 150 mV OPEN-DRAIN OUTPUTS (SCLK, SDA, INT) VOL Output Low Voltage 0.4 V ISINK = −1 mA IOH Output High Leakage Current 0.1 ±1 μA VOUT = VDRIVE LOGIC OUTPUTS (SDO, GPO) VOL Output Low Voltage 0.4 V ISINK = 1 mA, VDRIVE = 1.65 V to 3.6 V VOH Output High Voltage VDRIVE − 0.6 V ISOURCE = 1 mA, VDRIVE = 1.65 V to 3.6 V SDO Floating State Leakage Current ±1 μA Pin three-state, leakage measured to GND and DVCC GPO Floating State Leakage Current −5 2 μA Pin three-state, leakage measured to GND and DVCC POWER AVCC, DVCC 2.6 3.3 3.6 V VDRIVE 1.65 3.6 V Serial interface operating voltage ICC 0.9 1 mA In full power mode 20 μA Low power mode, converter idle, TA = 25°C 16 33 μA Low power mode, converter idle 4.5 μA Full shutdown, TA = 25°C 2.25 18 μA Full shutdown 1 CIN and CBULK are defined in Figure 2. |
同様の部品番号 - AD7142 |
|
同様の説明 - AD7142 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |