データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD7712AR-REEL7 データシート(PDF) 9 Page - Analog Devices

部品番号 AD7712AR-REEL7
部品情報  LC2MOS Signal Conditioning ADC
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD7712AR-REEL7 データシート(HTML) 9 Page - Analog Devices

Back Button AD7712AR-REEL7 Datasheet HTML 5Page - Analog Devices AD7712AR-REEL7 Datasheet HTML 6Page - Analog Devices AD7712AR-REEL7 Datasheet HTML 7Page - Analog Devices AD7712AR-REEL7 Datasheet HTML 8Page - Analog Devices AD7712AR-REEL7 Datasheet HTML 9Page - Analog Devices AD7712AR-REEL7 Datasheet HTML 10Page - Analog Devices AD7712AR-REEL7 Datasheet HTML 11Page - Analog Devices AD7712AR-REEL7 Datasheet HTML 12Page - Analog Devices AD7712AR-REEL7 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 28 page
background image
REV. F
AD7712
–9–
Control Register (24 Bits)
A write to the device with the A0 input low writes data to the control register. A read to the device with the A0 input low accesses the
contents of the control register. The control register is 24 bits wide and when writing to the register 24 bits of data must be written
otherwise the data will not be loaded to the control register. In other words, it is not possible to write just the first 12 bits of data into
the control register. If more than 24 clock pulses are provided before
TFS returns high, then all clock pulses after the 24th clock
pulse are ignored. Similarly, a read operation from the control register should access 24 bits of data.
MSB
MD2
MD1
MD0
G2
G1
G0
CH
PD
WL
X
BO
B/U
FS11
FS10
FS9
FS8
FS7
FS6
FS5
FS4
FS3
FS2
FS1
FS0
X = Don’t Care.
LSB
Operating Mode
MD2
MD1
MD0
Operating Mode
000
Normal Mode. This is the normal mode of operation of the device whereby a read to the device accesses
data from the data register. This is the default condition of these bits after the internal power-on reset.
001
Activate Self-Calibration. This activates self-calibration on the channel selected by CH. This is a one-step
calibration sequence, and when complete, the part returns to normal mode (with MD2, MD1, MD0 of
the control registers returning to 0, 0, 0). The
DRDY output indicates when this self-calibration is complete.
For this calibration type, the zero-scale calibration is done internally on shorted (zeroed) inputs, and the
full-scale calibration is done on VREF.
010
Activate System Calibration. This activates system calibration on the channel selected by CH. This is a
two-step calibration sequence, with the zero-scale calibration done first on the selected input channel and
DRDY indicating when this zero-scale calibration is complete. The part returns to normal mode at the
end of this first step in the two-step sequence.
011
Activate System Calibration. This is the second step of the system calibration sequence with full-scale
calibration being performed on the selected input channel. Once again,
DRDY indicates when the full-
scale calibration is complete. When this calibration is complete, the part returns to normal mode.
100
Activate System Offset Calibration. This activates system offset calibration on the channel selected by
CH. This is a one-step calibration sequence and, when complete, the part returns to normal mode with
DRDY indicating when this system offset calibration is complete. For this calibration type, the zero-scale
calibration is done on the selected input channel, and the full-scale calibration is done internally on VREF.
101
Activate Background Calibration. This activates background calibration on the channel selected by CH. If
the background calibration mode is on, then the AD7712 provides continuous self-calibration of the
reference and shorted (zeroed) inputs. This calibration takes place as part of the conversion sequence,
extending the conversion time and reducing the word rate by a factor of 6. Its major advantage is that
the user does not have to worry about recalibrating the device when there is a change in the ambient
temperature. In this mode, the shorted (zeroed) inputs and VREF, as well as the analog input voltage, are
continuously monitored, and the calibration registers of the device are automatically updated.
110
Read/Write Zero-Scale Calibration Coefficients. A read to the device with A0 high accesses the contents
of the zero-scale calibration coefficients of the channel selected by CH. A write to the device with A0 high
writes data to the zero-scale calibration coefficients of the channel selected by CH. The word length for
reading and writing these coefficients is 24 bits, regardless of the status of the WL bit of the control
register. Therefore, when writing to the calibration register, 24 bits of data must be written; otherwise the
new data will not be transferred to the calibration register.
111
Read/Write Full-Scale Calibration Coefficients. A read to the device with A0 high accesses the contents of
the full-scale calibration coefficients of the channel selected by CH. A write to the device with A0 high
writes data to the full-scale calibration coefficients of the channel selected by CH. The word length for
reading and writing these coefficients is 24 bits, regardless of the status of the WL bit of the control
register. Therefore, when writing to the calibration register, 24 bits of data must be written; otherwise the
new data will not be transferred to the calibration register.


同様の部品番号 - AD7712AR-REEL7

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7712AR-REEL7 AD-AD7712AR-REEL7 Datasheet
258Kb / 28P
   LC2MOS Signal Conditioning ADC
REV. F
AD7712AR-REEL7 AD-AD7712AR-REEL7 Datasheet
304Kb / 29P
   Signal Conditioning ADC
More results

同様の説明 - AD7712AR-REEL7

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7712 AD-AD7712 Datasheet
229Kb / 28P
   LC2MOS Signal Conditioning ADC
REV. E
AD7712 AD-AD7712_04 Datasheet
258Kb / 28P
   LC2MOS Signal Conditioning ADC
REV. F
AD7712ANZ AD-AD7712ANZ Datasheet
258Kb / 28P
   LC2MOS Signal Conditioning ADC
REV. F
AD7712ARZ AD-AD7712ARZ Datasheet
258Kb / 28P
   LC2MOS Signal Conditioning ADC
REV. F
AD7713ARZ AD-AD7713ARZ Datasheet
271Kb / 28P
   LC2MOS Loop-Powered Signal Conditioning ADC
REV. D
AD7713ARZ AD-AD7713ARZ Datasheet
271Kb / 28P
   LC2MOS Loop-Powered Signal Conditioning ADC
REV. D
AD7713 AD-AD7713 Datasheet
516Kb / 28P
   LC2MOS Loop-Powered Signal Conditioning ADC
REV. C
AD7711ANZ AD-AD7711ANZ Datasheet
301Kb / 28P
   LC2MOS Signal Conditioning ADC with RTD Excitation Currents
REV. G
AD7711A AD-AD7711A Datasheet
222Kb / 27P
   LC2MOS Signal Conditioning ADC with RTD Current Source
REV. C
AD7711ARZ AD-AD7711ARZ Datasheet
301Kb / 28P
   LC2MOS Signal Conditioning ADC with RTD Excitation Currents
REV. G
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com