データシートサーチシステム |
|
AD8557 データシート(PDF) 3 Page - Analog Devices |
|
AD8557 データシート(HTML) 3 Page - Analog Devices |
3 / 24 page AD8557 Rev. C | Page 3 of 24 SPECIFICATIONS VDD = 5.0 V, VSS = 0.0 V, VCM = 2.5 V, VOUT = 2.5 V, gain = 28, TA = −40°C to +125°C, unless otherwise specified. Table 1. Parameter Symbol Conditions Min Typ Max Unit INPUT STAGE Input Offset Voltage VOS 2 12 μV Input Offset Voltage Drift TCVOS 27 65 nV/°C Input Bias Current IB 10 18 25 nA Input Offset Current IOS 1 4 nA Input Voltage Range 0.6 3.8 V Common-Mode Rejection Ratio CMRR VCM = 0.9 V to 3.6 V, AV = 28 75 85 dB VCM = 0.9 V to 3.6 V, AV = 1300 96 112 dB Linearity VOUT = 0.2 V to 3.4 V 20 ppm VOUT = 0.2 V to 4.8 V 1000 ppm Differential Gain Accuracy Second stage gain = 10 to 70 1.6 % Differential Gain Accuracy Second stage gain = 100 to 250 2.5 % Differential Gain Temperature Coefficient Second stage gain = 10 to 250 15 40 ppm/°C DAC Accuracy Offset codes = 8 to 248 0.7 0.8 % Ratiometricity Offset codes = 8 to 248 50 ppm Output Offset Offset codes = 8 to 248 5 35 mV Temperature Coefficient 20 80 ppm FS/°C VCLAMP Clamp Input Bias Current ICLAMP 1.25 V to 5.0 V 200 nA Clamp Input Voltage Range 1.25 5.0 V OUTPUT STAGE Short-Circuit Current ISC Source −45 −25 mA ISC Sink 40 55 mA Output Voltage, Low VOL RL = 10 kΩ to 5 V 30 mV Output Voltage, High VOH RL = 10 kΩ to 0 V 4.94 V POWER SUPPLY Supply Current ISY VPOS = VNEG = 2.5 V, VDAC code = 128, VOUT = 2.5 V 1.8 mA Power Supply Rejection Ratio PSRR VDD = 2.7 V to 5.5 V 105 125 dB DYNAMIC PERFORMANCE Gain Bandwidth Product GBP First gain stage, TA = 25°C 2 MHz Second gain stage, TA = 25°C 8 MHz Settling Time ts To 0.1%, 4 V output step 8 µs NOISE PERFORMANCE Input Referred Noise f = 1 kHz, TA = 25°C 32 nV/√Hz Low Frequency Noise en p-p f = 0.1 Hz to 10 Hz, TA = 25°C 0.5 µV p-p Total Harmonic Distortion THD VIN = 16.75 mV rms, f = 1 kHz, TA = 25°C −100 dB DIGITAL INTERFACE Input Current 2 µA DIGIN Pulse Width to Load 0 tw0 TA = 25°C 0.05 10 µs DIGIN Pulse Width to Load 1 tw1 TA = 25°C 50 µs Time Between Pulses at DIGIN tws TA = 25°C 10 µs DIGIN Low TA = 25°C 0.2 × VDD V DIGIN High TA = 25°C 0.8 × VDD V DIGOUT Logic 0 TA = 25°C 0.2 × VDD V DIGOUT Logic 1 TA = 25°C 0.8 × VDD V |
同様の部品番号 - AD8557 |
|
同様の説明 - AD8557 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |