データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AM79C32A データシート(PDF) 10 Page - Advanced Micro Devices

部品番号 AM79C32A
部品情報  Digital Subscriber Controller??(DSC?? Circuit
Download  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AMD [Advanced Micro Devices]
ホームページ  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C32A データシート(HTML) 10 Page - Advanced Micro Devices

Back Button AM79C32A Datasheet HTML 6Page - Advanced Micro Devices AM79C32A Datasheet HTML 7Page - Advanced Micro Devices AM79C32A Datasheet HTML 8Page - Advanced Micro Devices AM79C32A Datasheet HTML 9Page - Advanced Micro Devices AM79C32A Datasheet HTML 10Page - Advanced Micro Devices AM79C32A Datasheet HTML 11Page - Advanced Micro Devices AM79C32A Datasheet HTML 12Page - Advanced Micro Devices AM79C32A Datasheet HTML 13Page - Advanced Micro Devices AM79C32A Datasheet HTML 14Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 101 page
background image
10
Am79C30A/32A Data Sheet
INIT2 Register (INIT2) default = 00H
Address = Indirect 20 Hex, Read/Write
A special write procedure must be followed in order to
modify the contents of the INIT2 Register, since the
INIT2 Register includes control bits which could result
in the stopping of the microprocessor clock. This proce-
dure greatly reduces the probability of errant software
disabling the system, and is described as follows:
1. Write the INIT2 address to the Command Register.
2. Write to the Data Register (INIT2 is not yet up-
dated).
3. Write the INIT2 address to the Command Register.
4. Write to the Data Register (INIT2 is updated).
The writes must take place without any intervening in-
direct accesses to the DSC/IDC circuit.
RESET Operation
The Am79C30A/32A can be reset by driving the
RESET pin High. When power is first supplied to the
DSC/IDC circuit, a reset must be performed. This ini-
tializes the DSC/IDC circuit to its default condition as
defined in Table 3.
Receive and Transmit Abort Commands
The microprocessor has the option via INIT Register
bits 6 and 7 to abort the receive and transmit D-channel
packets. When the microprocessor sets one of these
bits, the Am79C30A/32A aborts the respective opera-
tion. The frame abort sequence is defined in greater
detail later. (See the Data Link Controller section on
page 36.)
Interrupt Handling
The Am79C30A/32A generates either no interrupt or
only one interrupt every 125 µs. Once asserted, INT re-
mains active until the microprocessor responds by inter-
rogating the Am79C30A/32A’s Interrupt Register (IR)
(see Table 4). Reading the IR in response to an acti-
vated INT pin deactivates the INT pin and clears the IR.
If an event causing an interrupt occurs while the IR is
being read by the microprocessor, the effect of the
event is held until the microprocessor has completed its
read cycle. A reset clears all conditions causing inter-
rupts.
Bits 0, 1, and 4 of the IR, if set, advise the microproces-
sor that the respective buffer is ready for reading or
writing. If bit 0 is set due to an empty buffer, the D-chan-
nel Transmit buffer must be serviced within 375
µs. If bit
1 is set and the D-channel Receive buffer is full, the
buffer must be serviced within 425
µs. This is to prevent
erroneous data transfers causing transmitter underrun
and receiver overrun errors. If bit 4 is set then the Bb or
Table 2.
INIT2 Register
Bit
7
6
5
4
3
2
1
0 Function
0 0
XXX
XXX Reserved, must be written to 0;
READs are undefined
0 0
0
X X
X X X Power-Down disabled; writing
11 to the INIT Register will put
the DSC/IDC circuit into Idle
mode
0 0
1
X X
X X X Power-Down enabled; writing
11 to the INIT Register will put
the DSC/IDC circuit into
Power-Down mode
0 0
X
0
X
X X X Multiframe Interrupt filter
disabled
0 0
X
1
X
X X X Multiframe Interrupt filter
enabled (see LIU section for
detailed description)
0 0
X X X
0
X X Clock speed-up option disabled
0 0
X X X
1
X X Clock speed-up option enabled;
if set, this register bit will be
cleared when the DLC FIFO
receive threshold or second
packet received interrupt is
triggered
0 0
X X X
0
0
0 MCLK frequency determined by
INIT Register
0 0
X X X
0
0
1 MCLK frequency is 1.536 MHz
0 0
X X X
0
1
0 MCLK frequency is 768 kHz
0 0
X X X
0
1
1 MCLK frequency is 384 kHz
0 0
X X X
1
0
0 MCLK stopped in High state
0 0
X X X
1
0
1 Reserved
0 0
X X X
1
1
0 Reserved
0 0
X X X
1
1
1 Reserved
Table 3.
Reset Pin Conditions
Pin Name
State Following RESET
D7–D0
High Impedance
MCLK
6.144 MHz
INT
Logical 1
SBOUT
High Impedance
SFS
High Impedance
SCLK
High Impedance
LS1, LS2
High Impedance
EAR1
High Impedance
EAR2
High Impedance
AREF
High Impedance
LOUT1
High Impedance
LOUT2
High Impedance


同様の部品番号 - AM79C32A

メーカー部品番号データシート部品情報
logo
Advanced Micro Devices
AM79C02 AMD-AM79C02 Datasheet
723Kb / 48P
   Dual Subscriber Line Audio Processing Circuit (DSLAC) Devices
AM79C02AJC AMD-AM79C02AJC Datasheet
723Kb / 48P
   Dual Subscriber Line Audio Processing Circuit (DSLAC) Devices
AM79C02JC AMD-AM79C02JC Datasheet
723Kb / 48P
   Dual Subscriber Line Audio Processing Circuit (DSLAC) Devices
AM79C03 AMD-AM79C03 Datasheet
723Kb / 48P
   Dual Subscriber Line Audio Processing Circuit (DSLAC) Devices
logo
List of Unclassifed Man...
AM79C031 ETC1-AM79C031 Datasheet
501Kb / 48P
   Advanced Subscriber Line Interface Circuit (ASLIC) Device
More results

同様の説明 - AM79C32A

メーカー部品番号データシート部品情報
logo
Texas Instruments
SM320F28335-HT TI-SM320F28335-HT Datasheet
1Mb / 158P
[Old version datasheet]   Digital Signal Controller (DSC)
SM320F28335PTPMEP TI-SM320F28335PTPMEP Datasheet
1Mb / 167P
[Old version datasheet]   Digital Signal Controller (DSC)
SM320F28335-EP TI1-SM320F28335-EP_16 Datasheet
1Mb / 167P
[Old version datasheet]   Digital Signal Controller (DSC)
SM320F28335-HT TI1-SM320F28335-HT_14 Datasheet
1Mb / 182P
[Old version datasheet]   Digital Signal Controller (DSC)
SM320F28335-EP TI1-SM320F28335-EP_12 Datasheet
1Mb / 167P
[Old version datasheet]   Digital Signal Controller (DSC)
SM320F28335-EP TI-SM320F28335-EP Datasheet
1Mb / 169P
[Old version datasheet]   Digital Signal Controller (DSC)
SM320F28335GJZMEP TI1-SM320F28335GJZMEP Datasheet
1Mb / 167P
[Old version datasheet]   Digital Signal Controller (DSC)
logo
Zarlink Semiconductor I...
MT9171 ZARLINK-MT9171_06 Datasheet
553Kb / 28P
   Digital Subscriber Interface Circuit Digital Network Interface Circuit
logo
Mitel Networks Corporat...
MT9173 MITEL-MT9173 Datasheet
411Kb / 22P
   Digital Subscriber Interface Circuit with RxSB
logo
Zarlink Semiconductor I...
MT9173 ZARLINK-MT9173 Datasheet
613Kb / 28P
   Digital Subscriber Interface Circuit with RxSB Digital Network Interface Circuit with RxSB
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com