データシートサーチシステム |
|
AM79C981 データシート(PDF) 6 Page - Advanced Micro Devices |
|
AM79C981 データシート(HTML) 6 Page - Advanced Micro Devices |
6 / 40 page 1–76 Am79C981 PRELIMINARY PIN DESCRIPTION ACK Acknowledge Input, Active LOW When this input is asserted, it signals to the requesting IMR+ device that it may control the DAT and JAM pins. If the IMR+ chip is not requesting control of the DAT line (REQ pin HIGH), then the assertion of the ACK signal indicates the presence of valid collision status on the JAM or valid data on the DAT line. AV DD Analog Power Power Pin These pins supply the +5 V to the RXD+/– receivers, the DI+/– and CI+/– receivers, the DO+/– drivers, the internal PLL, and the internal voltage reference of the IMR+ device. These power pins should be decoupled and kept separate from other power and ground planes. AV SS Analog Ground Ground Pin These pins are the 0 V reference for AV DD. COL Expansion Collision Input, Active LOW When this input is asserted by an external arbiter, it sig- nifies that more than one IMR+ device is active and that each IMR+ device should generate the Collision Jam sequence independently. CI+, CI– Control In Input AUI port differential receiver. Signals comply with IEEE 802.3, Section 7. CRS Carrier Sense Output The states of the internal carrier sense signals for the AUI port and the eight twisted-pair ports are serially output on this pin continuously. The output serial bit stream is synchronized to the X 1 clock. DAT Data Input/Output/3-State In non-collision conditions, the active IMR+ device will drive DAT with NRZ data, including regenerated pre- amble. During collision, when JAM = HIGH, DAT is used to signal a multiport (DAT = 0) or single-port (DAT = 1) condition. When ACK is not asserted, DAT is in high impedance. If REQ and ACK are both asserted, then DAT is an out- put. If ACK is asserted and REQ not asserted, then DAT is an input. This pin needs to be either pulled up or pulled down through a high-value resistor. DI+, DI– Data In Input AUI port differential receiver. Signals comply with IEEE 802.3, Section 7. DO+, DO– Data Out Output AUI port differential driver. Signals comply with IEEE 802.3, Section 7. DV DD Digital Power Power Pin These pins supply +5 V to the logic portions of the IMR+ chip and the TXP+/–, TXD+/–, and DO+/– line drivers. DV SS Digital Ground Ground Pin These pins are the 0 V reference for DV DD. JAM Jam Input/Output/3-State When JAM is asserted, the state of DAT will indicate either a multiport (DAT = 0) or single-port (DAT = 1) col- lision condition. When ACK is not asserted, JAM is in high impedance. If REQ and ACK are both asserted, then JAM is an out- put. If ACK is asserted and REQ not asserted, then JAM is an input. This pin needs to be either pulled up or pulled down through a high-value resistor. DV DD Pin # DV SS Pin # Function 19 16 TP ports 0 & 1 drivers 28 31 TP ports 2 & 3 drivers 43, 49 35, 37, 46, 51 Core logic and expansion and control pins 59 56 TP ports 4 & 5 drivers 68 71 TP ports 6 & 7 drivers |
同様の部品番号 - AM79C981 |
|
同様の説明 - AM79C981 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |