データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ADC084S101CIMM データシート(PDF) 8 Page - Texas Instruments

部品番号 ADC084S101CIMM
部品情報  ADC084S101 4 Channel, 500 ksps to 1 Msps, 8-Bit A/D Converter
Download  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  TI1 [Texas Instruments]
ホームページ  http://www.ti.com
Logo TI1 - Texas Instruments

ADC084S101CIMM データシート(HTML) 8 Page - Texas Instruments

Back Button ADC084S101CIMM Datasheet HTML 4Page - Texas Instruments ADC084S101CIMM Datasheet HTML 5Page - Texas Instruments ADC084S101CIMM Datasheet HTML 6Page - Texas Instruments ADC084S101CIMM Datasheet HTML 7Page - Texas Instruments ADC084S101CIMM Datasheet HTML 8Page - Texas Instruments ADC084S101CIMM Datasheet HTML 9Page - Texas Instruments ADC084S101CIMM Datasheet HTML 10Page - Texas Instruments ADC084S101CIMM Datasheet HTML 11Page - Texas Instruments ADC084S101CIMM Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 27 page
background image
ADC084S101
SNAS285D – APRIL 2005 – REVISED MARCH 2013
www.ti.com
Specification Definitions
ACQUISITION TIME is the time required to acquire the input voltage. That is, it is time required for the hold
capacitor to charge up to the input voltage.
APERTURE DELAY is the time between the fourth falling SCLK edge of a conversion and the time when the
input signal is acquired or held for conversion.
CONVERSION TIME is the time required, after the input voltage is acquired, for the ADC to convert the input
voltage to a digital word.
CROSSTALK is the coupling of energy from one channel into the other channel, or the amount of signal energy
from one analog input that appears at the measured analog input.
DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1
LSB.
DUTY CYCLE is the ratio of the time that a repetitive digital waveform is high to the total time of one period. The
specification here refers to the SCLK.
EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise
and Distortion or SINAD. ENOB is defined as (SINAD
− 1.76) / 6.02 and says that the converter is equivalent to
a perfect ADC of this (ENOB) number of bits.
FULL POWER BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental
drops 3 dB below its low frequency value for a full scale input.
FULL SCALE ERROR (FSE) is a measure of how far the last code transition is from the ideal 1½ LSB below
VREF+ and is defined as:
VFSE = Vmax + 1.5 LSB – VREF+
where
GAIN ERROR is the deviation of the last code transition (111...110) to (111...111) from the ideal (VREF − 1.5
LSB), after adjusting for offset error.
(1)
INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a line drawn from
negative full scale (½ LSB below the first code transition) through positive full scale (½ LSB above the last code
transition). The deviation of any given code from this straight line is measured from the center of that code value.
INTERMODULATION DISTORTION (IMD) is the creation of additional spectral components as a result of two
sinusoidal frequencies being applied to the ADC input at the same time. It is defined as the ratio of the power in
the second and third order intermodulation products to the sum of the power in both of the original frequencies.
IMD is usually expressed in dB.
MISSING CODES are those output codes that will never appear at the ADC outputs. These codes cannot be
reached with any input value. The ADC084S101 is ensured not to have any missing codes.
OFFSET ERROR is the deviation of the first code transition (000...000) to (000...001) from the ideal (i.e. GND +
0.5 LSB).
SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the input signal to the rms
value of the sum of all other spectral components below one-half the sampling frequency, not including
harmonics or d.c.
SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD) Is the ratio, expressed in dB, of the rms value of the
input signal to the rms value of all of the other spectral components below half the clock frequency, including
harmonics but excluding d.c.
SPURIOUS FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the rms values of the
input signal and the peak spurious signal where a spurious signal is any signal present in the output spectrum
that is not present at the input, excluding d.c.
8
Submit Documentation Feedback
Copyright © 2005–2013, Texas Instruments Incorporated
Product Folder Links: ADC084S101


同様の部品番号 - ADC084S101CIMM

メーカー部品番号データシート部品情報
logo
Texas Instruments
ADC084S101CIMM TI-ADC084S101CIMM Datasheet
1Mb / 27P
[Old version datasheet]   ADC084S101 4 Channel, 500 ksps to 1 Msps, 8-Bit A/D Converter
ADC084S101CIMMX TI-ADC084S101CIMMX Datasheet
1Mb / 27P
[Old version datasheet]   ADC084S101 4 Channel, 500 ksps to 1 Msps, 8-Bit A/D Converter
More results

同様の説明 - ADC084S101CIMM

メーカー部品番号データシート部品情報
logo
Texas Instruments
ADC084S101CIMM TI-ADC084S101CIMM Datasheet
1Mb / 27P
[Old version datasheet]   ADC084S101 4 Channel, 500 ksps to 1 Msps, 8-Bit A/D Converter
ADC084S101 TI1-ADC084S101_14 Datasheet
1Mb / 28P
[Old version datasheet]   ADC084S101 4 Channel, 500 ksps to 1 Msps, 8-Bit A/D Converter
logo
National Semiconductor ...
ADC088S102 NSC-ADC088S102 Datasheet
830Kb / 17P
   8-Channel, 500 kSPS to 1 MSPS, 8-Bit A/D Converter
ADC108S102 NSC-ADC108S102 Datasheet
877Kb / 17P
   8-Channel, 500 kSPS to 1 MSPS, 10-Bit A/D Converter
logo
Texas Instruments
ADC128S102 TI1-ADC128S102_14 Datasheet
1Mb / 25P
[Old version datasheet]   8-Channel, 500 ksps to 1 Msps, 12-Bit A/D Converter
ADC082S101 TI1-ADC082S101_14 Datasheet
1Mb / 25P
[Old version datasheet]   2 Channel, 500 ksps to 1 Msps, 8-Bit A/D Converter
logo
National Semiconductor ...
ADC128S102 NSC-ADC128S102 Datasheet
852Kb / 18P
   8-Channel, 500 kSPS to 1 MSPS, 12-Bit A/D Converter
logo
Texas Instruments
ADC108S102 TI1-ADC108S102_15 Datasheet
1Mb / 27P
[Old version datasheet]   8-Channel, 500 kSPS to 1 MSPS, 10-Bit A/D Converter
ADC088S102 TI1-ADC088S102_14 Datasheet
1Mb / 25P
[Old version datasheet]   ADC088S102 8-Channel, 500 kSPS to 1 MSPS, 8-Bit A/D Converter
ADC108S102 TI1-ADC108S102_14 Datasheet
1Mb / 28P
[Old version datasheet]   ADC108S102 8-Channel, 500 kSPS to 1 MSPS, 10-Bit A/D Converter
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com