データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD7091R-4BRUZ-RL7 データシート(PDF) 6 Page - List of Unclassifed Manufacturers

部品番号 AD7091R-4BRUZ-RL7
部品情報  2-/4-/8-Channel, 1 MSPS, Ultralow Power, 12-Bit ADC in 16-/20-/24-Lead TSSOP
Download  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  ETC2 [List of Unclassifed Manufacturers]
ホームページ  
Logo ETC2 - List of Unclassifed Manufacturers

AD7091R-4BRUZ-RL7 データシート(HTML) 6 Page - List of Unclassifed Manufacturers

Back Button AD7091R-4BRUZ-RL7 Datasheet HTML 2Page - List of Unclassifed Manufacturers AD7091R-4BRUZ-RL7 Datasheet HTML 3Page - List of Unclassifed Manufacturers AD7091R-4BRUZ-RL7 Datasheet HTML 4Page - List of Unclassifed Manufacturers AD7091R-4BRUZ-RL7 Datasheet HTML 5Page - List of Unclassifed Manufacturers AD7091R-4BRUZ-RL7 Datasheet HTML 6Page - List of Unclassifed Manufacturers AD7091R-4BRUZ-RL7 Datasheet HTML 7Page - List of Unclassifed Manufacturers AD7091R-4BRUZ-RL7 Datasheet HTML 8Page - List of Unclassifed Manufacturers AD7091R-4BRUZ-RL7 Datasheet HTML 9Page - List of Unclassifed Manufacturers AD7091R-4BRUZ-RL7 Datasheet HTML 10Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 41 page
background image
Data Sheet
AD7091R-2/AD7091R-4/AD7091R-8
TIMING SPECIFICATIONS
VDD = 2.7 V to 5.25 V, VDRIVE = 1.8 V to 5.25 V, TA = TMIN to TMAX, unless otherwise noted.
Table 2.
Parameter
Symbol
Min
Typ
Max
Unit
Conversion Time: CONVST Falling Edge to Data Available
tCONVERT
600
ns
Acquisition Time
tACQ
400
ns
Time Between Conversions (Normal Mode)
tCYC
1000
ns
CONVST Pulse Width
tCNVPW
10
500
ns
SCLK Period (Normal Mode)
tSCLK
ns
VDRIVE Above 2.7 V
16
ns
VDRIVE Above 1.8 V
22
ns
SCLK Period (Chain Mode)
tSCLK
ns
VDRIVE Above 2.7 V
20
ns
VDRIVE Above 1.8 V
25
ns
SCLK Low Time
tSCLKL
6
ns
SCLK High Time
tSCLKH
6
ns
SCLK Falling Edge to Data Remains Valid
tHSDO
5
ns
SCLK Falling Edge to Data Valid Delay
tDSDO
VDRIVE Above 4.5 V
12
ns
VDRIVE Above 3.3 V
13
ns
VDRIVE Above 2.7 V
14
ns
VDRIVE Above 1.8 V
20
ns
End of Conversion to CS Falling Edge
tEOCCSL
5
ns
CS Low to SDO Enabled
tEN
5
ns
CS High or Last SCLK Falling Edge to SDO High Impedance
tDIS
5
ns
SDI Data Setup Time Prior to SCLK Rising Edge
tSSDISCLK
5
ns
SDI Data Hold Time After SCLK Rising Edge
tHSDISCLK
2
ns
Last SCLK Falling Edge to Next CONVST Falling Edge
tQUIET
50
ns
Figure 2. Load Circuit for Digital Interface Timing
Figure 3. Voltage Levels for Timing
500µA
IOL
500µA
IOH
1.4V
TO SDO
CL
20pF
X% VDRIVE
VIH2
VIL2
VIL2
VIH2
1FOR
≤ 3.0V, X = 90 AND Y = 10; FOR
> 3.0V, X = 70 AND Y = 30.
2MINIMUM VIH AND MAXIMUM VIL USED. SEE SPECIFICATIONS FOR DIGITAL
INPUTS PARAMETER IN TABLE 2.
tDELAY
tDELAY
NOTES
Y% VDRIVE
VDRIVE
VDRIVE
Rev. 0 | Page 5 of 40


同様の部品番号 - AD7091R-4BRUZ-RL7

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7091R-4BRUZ-RL7 AD-AD7091R-4BRUZ-RL7 Datasheet
861Kb / 42P
   2-/4-/8-Channel, 1 MSPS, Ultralow Power, 12-Bit SAR ADC
More results

同様の説明 - AD7091R-4BRUZ-RL7

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7091R-5 AD-AD7091R-5 Datasheet
699Kb / 34P
   4-Channel, I2C, Ultralow Power, 12-Bit ADC in 20-Lead LFCSP/TSSOP
AD7091R-5 AD-AD7091R-5_17 Datasheet
831Kb / 35P
   4-Channel, I 2 C, Ultralow Power 12-Bit ADC in 20-Lead LFCSP/TSSOP
AD7091 AD-AD7091 Datasheet
448Kb / 20P
   1 MSPS, Ultralow Power, 12-Bit ADC in 8-Lead LFCSP
REV. A
AD7091R-2 AD-AD7091R-2 Datasheet
861Kb / 42P
   2-/4-/8-Channel, 1 MSPS, Ultralow Power, 12-Bit SAR ADC
AD7490 AD-AD7490 Datasheet
2Mb / 24P
   16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP
REV. A
AD7490 AD-AD7490_15 Datasheet
950Kb / 29P
   16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP
REV. D
AD7490 AD-AD7490_12 Datasheet
673Kb / 28P
   16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP
REV. D
AD7914 AD-AD7914_15 Datasheet
525Kb / 32P
   4-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 16-Lead TSSOP
REV. C
AD7924 AD-AD7924_15 Datasheet
525Kb / 32P
   4-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 16-Lead TSSOP
REV. C
AD7904 AD-AD7904_15 Datasheet
525Kb / 32P
   4-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 16-Lead TSSOP
REV. C
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com