データシートサーチシステム |
|
CS22220 データシート(PDF) 5 Page - Cirrus Logic |
|
CS22220 データシート(HTML) 5 Page - Cirrus Logic |
5 / 34 page CS22220 Wireless PCMCIA Controller 5 of 34 DS557PP2 Rev. 3.0 www.cirrus.com 3.1 Embedded ARM Core and System Support Logic The processing elements of the CS22220 include the ARM7TDMI core and its associated system control logic. The ARM processor and system controller consists of a memory management unit, 4-KB write through cache controller, 20 IRQ and 4 FIRQ interrupt controller, and 2 general purpose timers. The ARM processor and integrated system support logic provide the necessary execution engine to support a real time multi-tasking operating system, the network protocol stack, and firmware services. Memory Management Unit ARM instructions and data are fetched from system memory a cache-line (4/8 – Dwords /Programmable) at a time when caching is turned on. During a cache line fill, critical word data, i.e., the access that caused the miss, is forwarded to the ARM and also written into the data RAM cache. The non-critical words in the line fetched following the critical word are then written to the cache on a Dword basis, as they become available. Memory writes are posted to dual 4-Dwords (32-bit) memory write posting buffers. Write posts use the sequential addressing feature on the memory bus. With dual buffering an out of sequence write will post to one write buffer while the other buffer is flushed to memory. There is one 8Dword Read Buffer in the MEM block. The buffer is used for both cacheable and non-cacheable memory space. Interrupt Controller The interrupt controller provides two interrupt channels to the ARM processor. One interrupt channel is presented to the ARM on its nFIQ, and the other channel is presented on its nIRQ pin. These are referred to as the FIQ channel and the IRQ channel. Both channels operate in identical but independent fashion. The FIQ channel has a higher priority on the ARM processor than the IRQ channel. The interrupt controller includes a CONTROL register for each logical interrupt in the ARM Complex. The CONTROL register serves the following main purposes: • Provides the mapping between the EXT_INT inputs (physical interrupts) and the logical interrupt • Selects the particular type of signaling expected on the EXT_INT inputs: level, edge, active level high/low etc. • Enable or disable a logical interrupt |
同様の部品番号 - CS22220 |
|
同様の説明 - CS22220 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |