データシートサーチシステム |
|
CS4610-CM データシート(PDF) 8 Page - Cirrus Logic |
|
CS4610-CM データシート(HTML) 8 Page - Cirrus Logic |
8 / 29 page 8 DS241PP5 CS4610/11 CrystalClear™ SoundFusion™ PCI Audio Accelerator EEPROM TIMING CHARACTERISTICS Note 4. (T A = 0 to 70 °C, PCIVDD = CVDD = CRYVDD = 3.3 V; VDD5REF = 5 V; VDD5REF = 5 V; PCIGND = CGND = CRYGND = 0 V; Logic 0 = 0 V, Logic 1 = 3.3 V; Timing reference levels = 1.4 V; PCI clock frequency = 33 MHz; unless otherwise noted) Notes: 16. Rise time on EEDAT is determined by the capacitance on the EEDAT line with all connected gates and the required external pull-up resistor. Parameter Symbol Min Max Units EECLK Low to EEDAT Data Out Valid tAA 07.0 µs Start Condition Hold Time tHD:STA 5.0 - µs EECLK Low tLEECLK 10 - µs EECLK High tHEECLK 10 - µs Start Condition Setup Time (for a Repeated Start Condition) tSU:STA 5.0 - µs EEDAT In Hold Time tHD:DAT 0- µs EEDAT In Setup Time tSU:DAT 250 - ns EEDAT/EECLK Rise Time (Note 16) tR -1 µs EEDAT/EECLK Fall Time tF -300 ns Stop Condition Setup Time tSU:STO 5.0 - µs EEDAT Out Hold Time tDH 0- µs EECLK EEDAT (IN) EEDAT (OUT) t F t R t SU:STA t HD:STA t HD:DAT t SU:DAT t SU:STO t AA t DH t HEECLK t LEECLK EEDAT (OUT) Figure 5. EEPROM Timing |
同様の部品番号 - CS4610-CM |
|
同様の説明 - CS4610-CM |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |