データシートサーチシステム |
|
AD6600 データシート(PDF) 2 Page - Analog Devices |
|
AD6600 データシート(HTML) 2 Page - Analog Devices |
2 / 24 page REV. 0 –2– AD6600–SPECIFICATIONS DC SPECIFICATIONS Test AD6600AST Parameter Temp Level Min Typ Max Unit ANALOG INPUTS (AIN, AIN/BIN, BIN) Differential Analog Input Voltage Range1 Full V 2.0 V p-p Differential Analog Input Resistance 2 Full IV 160 200 240 Ω Differential Analog Input Capacitance 25 °C V 1.5 pF PEAK DETECTOR (Internal), RSSI Resolution 3 Bits RSSI Gain Step Full V 6 dB RSSI Hysteresis 3 Full V 6 dB RESONANT PORT (FLT, FLT) Differential Port Resistance Full V 630 Ω Differential Port Capacitance Full V 1.75 pF A/D CONVERTER Resolution Full IV 11 Bits ENCODE INPUTS (ENC, ENC) Differential Input Voltage (AC-Coupled) 4 Full IV 0.4 V p-p Differential Input Resistance 25 °CV 11 k Ω Differential Input Capacitance 25 °C V 2.5 pF A/B MODE INPUTS (A_SEL, B_SEL) 5 Input High Voltage Range Full IV 4.75 5.25 V Input Low Voltage Range Full IV 0.0 0.5 V POWER SUPPLY Supply Voltages AVCC Full II 4.75 5.0 5.25 V DVCC Full IV 3.0 3.3 5.25 V Supply Current IAVCC (AVCC = 5.0 V) Full II 145 182 mA IDVCC (DVCC = 3.3 V) Full II 15 20 mA POWER CONSUMPTION 6 Full II 775 976 mW NOTES 1Analog Input Range is a function of input frequency. See ac specifications for 70 MHz–250 MHz inputs. 2Analog Input Impedance is a function of input frequency. See ac specifications for 70 MHz–450 MHz inputs. 3Six dB of digital hysteresis is used to eliminate level uncertainty at the RSSI threshold points due to noise and amplitude variations. 4Encode inputs should be ac-coupled and driven differentially. See Encoding the AD6600 for details. 5A_SEL and B_SEL should be tied directly to ground or AVCC. 6Maximum power consumption is computed as maximum current at nominal supplies. Specifications subject to change without notice. DIGITAL SPECIFICATIONS Test AD6600AST Parameter Temp Level Min Typ Max Unit LOGIC OUTPUTS (D10–D0, AB_OUT, RSSI2–0) 1 Logic Compatibility CMOS Logic “1” Voltage (DVCC = 3.3 V) Full II 2.8 DVCC – 0.2 V Logic “0” Voltage (DVCC = 3.3 V) Full II 0.2 0.5 V Logic “1” Voltage (DVCC = 5.0 V) Full IV 4.0 DVCC – 0.35 V Logic “0” Voltage (DVCC = 5.0 V) Full IV 0.35 0.5 V Output Coding (D10–D0) Two’s Complement CLK2 × OUTPUT1, 2 Logic “1” Voltage (DVCC = 3.3 V) Full II 2.8 DVCC – 0.2 V Logic “0” Voltage (DVCC = 3.3 V) Full II 0.2 0.5 V Logic “1” Voltage (DVCC = 5.0 V) Full IV 4.0 DVCC – 0.3 V Logic “0” Voltage (DVCC = 5.0 V) Full IV 0.35 0.5 V NOTES 1Digital output load is one LCX gate. 2CLK2 × output voltage levels, high and low, tested at switching rate of 10 MHz. Specifications subject to change without notice. (AVCC = 5 V, DVCC = 3.3 V; TMIN = –40 C, TMAX = +85 C unless otherwise noted.) (AVCC = 5 V, DVCC = 3.3 V; TMIN = –40 C, TMAX = +85 C unless otherwise noted.) |
同様の部品番号 - AD6600_15 |
|
同様の説明 - AD6600_15 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |