 |
データシートサーチシステム |
|
|
データシートサーチシステム |
|
AD7278BUJZ-500RL7 データシート(PDF) 11 Page - Analog Devices |
|
||||||||||||||||||||||||||||||
AD7278BUJZ-500RL7 データシート(HTML) 11 Page - Analog Devices |
|
|
11 / 29 page  AD7276/AD7277/AD7278 Rev. C | Page 10 of 28 TIMING EXAMPLES For the AD7276, if CS is brought high during the 14 th SCLK rising edge after the two leading zeros and 12 bits of the conversion have been provided, the part can achieve the fastest throughput rate, 3 MSPS. If CS is brought high during the 16 th SCLK rising edge after the two leading zeros and 12 bits of the conversion and two trailing zeros have been provided, a throughput rate of 2.97 MSPS is achievable. This is illustrated in the following two timing examples. Timing Example 1 In Figure 6, using a 14 SCLK cycle, fSCLK = 48 MHz and the throughput is 3 MSPS. This produces a cycle time of t2 + 12.5(1/fSCLK) + tACQ = 333 ns, where t2 = 6 ns minimum and tACQ = 67 ns. This satisfies the requirement of 60 ns for tACQ. Figure 6 also shows that tACQ comprises 0.5(1/fSCLK) + t8 + tQUIET, where t8 = 14 ns max. This allows a value of 43 ns for tQUIET, satisfying the minimum requirement of 4 ns. Timing Example 2 The example in Figure 7 uses a 16 SCLK cycle, fSCLK = 48 MHz, and the throughput is 2.97 MSPS. This produces a cycle time of t2 + 12.5(1/fSCLK) + tACQ = 336 ns, where t2 = 6 ns minimum and tACQ = 70 ns. Figure 7 shows that tACQ comprises 2.5(1/fSCLK) + t8 + tQUIET, where t8 = 14 ns max. This satisfies the minimum requirement of 4 ns for tQUIET. 1 2 34 5 1314 15 16 SCLK SDATA THREE-STATE THREE- STATE 2 LEADING ZEROS 2 TRAILING ZEROS B CS t3 tCONVERT t2 ZERO Z DB11 DB10 DB9 DB1 DB0 ZERO ZERO t6 t5 t8 t1 tQUIET 1/THROUGHPUT t4 t7 Figure 5. AD7276 Serial Interface Timing Diagram tQUIET tCONVERT 1/THROUGHPUT CS 15 13 t4 234 t5 t3 t2 t6 t7 t9 14 B t1 SCLK SDATA THREE-STATE THREE- STATE 2 LEADING ZEROS ZZERO DB11 DB10 DB9 DB1 DB0 Figure 6. AD7276 Serial Interface Timing 14 SCLK Cycle 123 4 5 13 12 14 15 16 SCLK B CS tCONVERT t2 t8 t1 tQUIET 1/THROUGHPUT 12.5(1/fSCLK) tACQUISITION Figure 7. AD7276 Serial Interface Timing 16 SCLK Cycle |
同様の部品番号 - AD7278BUJZ-500RL7 |
|
同様の説明 - AD7278BUJZ-500RL7 |
|
|
リンク URL |
| プライバシーポリシー |
| ALLDATASHEET.JP |
| ALLDATASHEETはお客様のビジネスに役立ちますか？ [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Japanese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
