データシートサーチシステム |
|
CD4516BMS データシート(PDF) 11 Page - Intersil Corporation |
|
CD4516BMS データシート(HTML) 11 Page - Intersil Corporation |
11 / 11 page 11 All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification. Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with- out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see web site www.intersil.com Sales Office Headquarters NORTH AMERICA Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (321) 724-7000 FAX: (321) 724-7240 EUROPE Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05 ASIA Intersil (Taiwan) Ltd. 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029 FIGURE 15. CASCADING COUNTER PACKAGES * CARRY OUT lines at the 2nd, 3rd, etc., stages may have a negative-going glitch pulse resulting from differential delays of different CD4010/16BMS IC’S. These negative going glitches do not affect proper CD4029BMS operation. However, if the CARRY OUT signals are used to trigger other edge- sensitive logic devices, such as FF’S or counters, the CARRY OUT signals should be gated with the clock signal using a 2-input OR gate such as CD4071BMS. UP/D R PE CL Q1 Q2 Q3 Q4 CI CO J1 J2 J3 J4 CD4510/16BMS UP/D R PE CL Q1 Q2 Q3 Q4 CI CO J1 J2 J3 J4 UP/D R PE CL Q1 Q2 Q3 Q4 CI CO J1 J2 J3 J4 * UP/DOWN PRESET ENABLE CLOCK RESET PARALLEL CLOCKING CD4510/16BMS CD4510/16BMS Ripple Clocking Mode: The up/down control can be changed at any count. The only restriction on changing the up/down control is that the clock input to the first counting stage must be high. For cascading counters operating in a fixed up-count or down-count mode, the OR gates are not required between stages, and CO is connected directly to the CL input of the next stage with CI grounded. UP/D R PE CL Q1 Q2 Q3 Q4 CI CO J1 J2 J3 J4 UP/D R PE CL Q1 Q2 Q3 Q4 CI CO J1 J2 J3 J4 UP/D R PE CL Q1 Q2 Q3 Q4 CI CO J1 J2 J3 J4 UP/DOWN PRESET ENABLE CLOCK RESET 1/4 CD4071B RIPPLE CLOCKING CD4510/16BMS CD4510/16BMS CD4510/16BMS CD4510BMS, CD4516BMS |
同様の部品番号 - CD4516BMS |
|
同様の説明 - CD4516BMS |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |