データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD7938-6 データシート(PDF) 11 Page - Analog Devices

部品番号 AD7938-6
部品情報  8-Channel, 625 kSPS, 12-Bit Parallel ADCs with a Sequencer
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD7938-6 データシート(HTML) 11 Page - Analog Devices

Back Button AD7938-6_15 Datasheet HTML 7Page - Analog Devices AD7938-6_15 Datasheet HTML 8Page - Analog Devices AD7938-6_15 Datasheet HTML 9Page - Analog Devices AD7938-6_15 Datasheet HTML 10Page - Analog Devices AD7938-6_15 Datasheet HTML 11Page - Analog Devices AD7938-6_15 Datasheet HTML 12Page - Analog Devices AD7938-6_15 Datasheet HTML 13Page - Analog Devices AD7938-6_15 Datasheet HTML 14Page - Analog Devices AD7938-6_15 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 32 page
background image
Data Sheet
AD7938-6
Rev. C | Page 11 of 32
TERMINOLOGY
Integral Nonlinearity (INL)
This is the maximum deviation from a straight line passing
through the endpoints of the ADC transfer function. The
endpoints of the transfer function are zero scale, 1 LSB below
the first code transition, and full scale, 1 LSB above the last code
transition.
Differential Nonlinearity
This is the difference between the measured and the ideal 1 LSB
change between any two adjacent codes in the ADC.
Offset Error
This is the deviation of the first code transition (00…000) to
(00…001) from the ideal (that is, AGND + 1 LSB).
Offset Error Match
This is the difference in offset error between any two channels.
Gain Error
This is the deviation of the last code transition (111…110) to
(111…111) from the ideal (that is, VREF – 1 LSB) after the offset
error has been adjusted out.
Gain Error Match
This is the difference in gain error between any two channels.
Zero-Code Error
This applies when using the twos complement output coding
option, in particular to the 2 × VREF input range with −VREF to
+VREF biased about the VREFIN point. It is the deviation of the
midscale transition (all 0s to all 1s) from the ideal VIN voltage,
(that is, VREF).
Zero-Code Error Match
This is the difference in zero-code error between any two channels.
Positive Gain Error
This applies when using the twos complement output coding
option, in particular to the 2 × VREF input range with −VREF to
+VREF biased about the VREFIN point. It is the deviation of the last
code transition (011…110) to (011…111) from the ideal (that
is, +VREF − 1 LSB) after the zero-code error has been adjusted out.
Positive Gain Error Match
This is the difference in positive gain error between any
two channels.
Negative Gain Error
This applies when using the twos complement output coding
option, in particular to the 2 × VREF input range with −VREF to
+VREF biased about the VREF point. It is the deviation of the first
code transition (100…000) to (100…001) from the ideal
(that is, −VREF + 1 LSB) after the zero-code error has been
adjusted out.
Negative Gain Error Match
This is the difference in negative gain error between any
two channels.
Channel-to-Channel Isolation
Channel-to-channel isolation is a measure of the level of
crosstalk between channels. It is measured by applying a full-
scale sine wave signal to all seven nonselected input channels
and applying a 50 kHz signal to the selected channel. The
channel-to-channel isolation is defined as the ratio of the power
of the 50 kHz signal on the selected channel to the power of the
noise signal on the unselected channels that appears in the FFT
of this channel. The noise frequency on the unselected channels
varies from 40 kHz to 740 kHz. The noise amplitude is at 2 × VREF,
while the signal amplitude is at 1 × VREF. See Figure 4.
Power Supply Rejection Ratio (PSRR)
PSRR is defined as the ratio of the power in the ADC output at
full-scale frequency, f, to the power of a 100 mV p-p sine wave
applied to the ADC VDD supply of frequency, fS. The frequency
of the noise varies from 1 kHz to 1 MHz.
PSRR (dB) = 10 log(Pf/PfS)
where:
Pf is the power at frequency f in the ADC output.
PfS is the power at frequency fS in the ADC output.
Common-Mode Rejection Ratio (CMRR)
CMRR is defined as the ratio of the power in the ADC output at
full-scale frequency, f, to the power of a 100 mV p-p sine wave
applied to the common-mode voltage of VIN+ and VIN− of
frequency, fS.
CMRR (dB) = 10 log(Pf/PfS)
where:
Pf is the power at frequency f in the ADC output.
PfS is the power at frequency fS in the ADC output.


同様の部品番号 - AD7938-6_15

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7938-6 AD-AD7938-6_17 Datasheet
819Kb / 33P
   8-Channel, 625 kSPS, 12-Bit Parallel ADCs with a Sequencer
More results

同様の説明 - AD7938-6_15

メーカー部品番号データシート部品情報
logo
Analog Devices
AD7938-6 AD-AD7938-6_17 Datasheet
819Kb / 33P
   8-Channel, 625 kSPS, 12-Bit Parallel ADCs with a Sequencer
AD7938-6 AD-AD7938-6 Datasheet
762Kb / 32P
   8-Channel, 625 kSPS, 12-Bit Parallel ADCs with a Sequencer
REV. 0
AD7934-6 AD-AD7934-6 Datasheet
750Kb / 28P
   4-Channel, 625 kSPS, 12-Bit Parallel ADC with a Sequencer
REV. A
AD7934-6 AD-AD7934-6_15 Datasheet
711Kb / 28P
   4-Channel, 625 kSPS, 12-Bit Parallel ADC with a Sequencer
REV. B
AD7934-6 AD-AD7934-6_17 Datasheet
617Kb / 29P
   4-Channel, 625 kSPS, 12-Bit Parallel ADC with a Sequencer
AD7938BSUZ AD-AD7938BSUZ Datasheet
561Kb / 36P
   8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
REV. C
AD7938 AD-AD7938_17 Datasheet
629Kb / 36P
   8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
AD7938 AD-AD7938 Datasheet
1Mb / 32P
   8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
Rev.PrN
AD7938 AD-AD7938_15 Datasheet
561Kb / 36P
   8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
REV. C
AD7939 AD-AD7939_15 Datasheet
561Kb / 36P
   8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
REV. C
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com