データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

ADDAC85MILCBIV8 データシート(PDF) 9 Page - Analog Devices

部品番号 ADDAC85MILCBIV8
部品情報  Complete Low Cost 12-Bit D/A Converters
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

ADDAC85MILCBIV8 データシート(HTML) 9 Page - Analog Devices

Back Button ADDAC85MILCBIV8 Datasheet HTML 5Page - Analog Devices ADDAC85MILCBIV8 Datasheet HTML 6Page - Analog Devices ADDAC85MILCBIV8 Datasheet HTML 7Page - Analog Devices ADDAC85MILCBIV8 Datasheet HTML 8Page - Analog Devices ADDAC85MILCBIV8 Datasheet HTML 9Page - Analog Devices ADDAC85MILCBIV8 Datasheet HTML 10Page - Analog Devices ADDAC85MILCBIV8 Datasheet HTML 11Page - Analog Devices ADDAC85MILCBIV8 Datasheet HTML 12Page - Analog Devices ADDAC85MILCBIV8 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 16 page
background image
REV. B
ADDAC80/ADDAC85/ADDAC87
–9–
15V
+
IREF
DAC
IDAC
V–
+
OA
RGAIN
RBP
6.3k
6.3V
Figure 4. Bipolar Configuration
There are three types of drift errors over temperature: offset,
gain, and linearity. Offset drift causes a vertical translation of
the entire transfer curve; gain drift is a change in the slope of the
curve; and linearity drift represents a change in the shape of the
curve. The combination of these three drifts results in the com-
plete specification for total error over temperature.
Total error is defined as the deviation from a true straight line
transfer characteristic from exactly zero at a digital input that
calls for zero output to a point that is defined as full-scale. A
specification for total error over temperature assumes that both
the zero and full-scale points have been trimmed for zero error
at 25
°C. Total error is normally expressed as a percentage of the
full-scale range. In the bipolar situation, this means the total
range from –VFS to +VFS.
Several new design concepts not previously used in DAC80-type
devices contribute to a reduction in all the error factors over
temperature. The incorporation of low temperature coefficient
silicon-chromium thin-film resistors deposited on a single chip,
a patented, fully differential, emitter weighted, precision current
steering cell structure, and a T.C. trimmed buried Zener diode
reference element results in superior wide temperature range
performance. The gain setting resistors and bipolar offset resis-
tor are also fabricated on the chip with the same SiCr material
as the ladder network, resulting in low gain and offset drift.
MONOTONICITY AND LINEARITY
The initial linearity error of
±1/2 LSB max and the differential
linearity error of
±3/4 LSB max guarantee monotonic performance
over the specified range. It can therefore be assumed that linearity
errors are insignificant in computation of total temperature errors.
UNIPOLAR ERRORS
Temperature error analysis in the unipolar mode is straightforward:
there is an offset drift and a gain drift. The offset drift (which
comes from leakage currents and drift in the output amplifier
(OA)) causes a linear shift in the transfer curve as shown in
Figure 5. The gain drift causes a change in the slope of the
curve and results from reference drift, DAC drift, and drift in
RGAIN relative to the DAC resistors.
BIPOLAR RANGE ERRORS
The analysis is slightly more complex in the bipolar mode. In
this mode RBP is connected to the summing node of the output
amplifier (see Figure 4) to generate a current that exactly balances
the current of the MSB so that the output voltage is zero with
only the MSB on.
Note that if the DAC and application resistors track perfectly,
the bipolar offset drift will be zero even if the reference drifts. A
change in the reference voltage, which causes a shift in the bipolar
offset, will also cause an equivalent change in IREF and thus IDAC,
so that IDAC will always be exactly balanced by IBP with the MSB
turned on. This effect is shown in Figure 5. The net effect of the
reference drift then is simply to cause a rotation in the transfer
around bipolar zero. However, consideration of second order
effects (which are often overlooked) reveals the errors in the
bipolar mode. The unipolar offset drifts previously discussed
will have the same effect on the bipolar offset. A mismatch of RBP
to the DAC resistors is usually the largest component of bipolar
drift, but in the ADDAC80 this error is held to 10 ppm/
°C max.
Gain drift in the DAC also contributes to bipolar offset drift,
as well as full-scale drift, but again is held to 10 ppm/
°C max.
ACTUAL
GAIN SHIFT
IDEAL
OFFSET (ZERO) SHIFT
UNIPOLAR
INPUT
OFFSET SHIFT
BIPOLAR (IDEAL CASE)
GAIN SHIFT
INPUT
Figure 5. Unipolar and Bipolar Drifts
USING THE ADDAC80 SERIES
POWER SUPPLY CONNECTIONS
For optimum performance power supply decoupling capacitors
should be added as shown in the connection diagrams. These
capacitors (1
µF electrolytic recommended) should be located
close to the ADDAC80. Electrolytic capacitors, if used, should
be paralleled with 0.01
µF ceramic capacitors for optimum high
frequency performance.
EXTERNAL OFFSET AND GAIN ADJUSTMENT
Offset and gain may be trimmed by installing external OFFSET
and GAIN potentiometers. These potentiometers should be
connected as shown in the block diagrams and adjusted as
described below. TCR of the potentiometers should be 100 ppm/
°C
or less. The 3.9 M
Ω and 10 MΩ resistors (20% carbon or better)
should be located close to the ADDAC80 to prevent noise pickup.
If it is not convenient to use these high-value resistors, a function-
ally equivalent “T” network, as shown in Figure 8 may be
substituted in each case. The gain adjust (Pin 23) is a high
impedance point and a 0.01
µF ceramic capacitor should be
connected from this pin to common to prevent noise pickup.


同様の部品番号 - ADDAC85MILCBIV8

メーカー部品番号データシート部品情報
logo
Analog Devices
ADDAC85MILCBIV8 AD-ADDAC85MILCBIV8 Datasheet
774Kb / 12P
   COMPLETE LOW COST 12-BIT D/A CONVERTERS
REV. A
More results

同様の説明 - ADDAC85MILCBIV8

メーカー部品番号データシート部品情報
logo
Analog Devices
ADDAC80 AD-ADDAC80 Datasheet
774Kb / 12P
   COMPLETE LOW COST 12-BIT D/A CONVERTERS
REV. A
ADDAC80NZ-CBI-V AD-ADDAC80NZ-CBI-V Datasheet
212Kb / 16P
   Complete Low Cost 12-Bit D/A Converters
REV. B
ADDAC87D-CBI-V883 AD-ADDAC87D-CBI-V883 Datasheet
284Kb / 16P
   Complete Low Cost 12-Bit D/A Converters
REV. B
ADDAC87 AD-ADDAC87_15 Datasheet
232Kb / 16P
   Complete Low Cost 12-Bit D/A Converters
REV. B
ADDAC85 AD-ADDAC85_15 Datasheet
232Kb / 16P
   Complete Low Cost 12-Bit D/A Converters
REV. B
AD774B AD-AD774B_15 Datasheet
174Kb / 12P
   Complete 12-Bit A/D Converters
REV. C
AD674B AD-AD674B Datasheet
247Kb / 12P
   Complete 12-Bit A/D Converters
REV. C
AD674B AD-AD674B_15 Datasheet
174Kb / 12P
   Complete 12-Bit A/D Converters
REV. C
AD774BJNZ AD-AD774BJNZ Datasheet
174Kb / 12P
   Complete 12-Bit A/D Converters
REV. C
AD674BTE AD-AD674BTE Datasheet
174Kb / 12P
   Complete 12-Bit A/D Converters
REV. C
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com