データシートサーチシステム |
|
ADV7202 データシート(PDF) 10 Page - Analog Devices |
|
ADV7202 データシート(HTML) 10 Page - Analog Devices |
10 / 28 page REV. 0 ADV7202 –10– FUNCTIONAL DESCRIPTION Analog Inputs The ADV7202 has the capability of sampling up to five CVBS video input signals, two component YUV, or three S-Video inputs. Eight auxiliary general-purpose inputs are also available. Table I shows the analog signal input options available and pro- grammable by I 2C. When configured for auxiliary input mode, the CVBS inputs are single-ended with the second differential input internally set to VREFADC. The resolution on the front end digitizer is 12 bits; 2 bits (12 dB) are used for gain and offset adjustment. The digitizer has a conversion rate of up to 54 MHz. The eight auxiliary inputs can be used for system monitoring, etc. and are sampled by an 843 kHz * SAR ADC. The analog input signal range will be dependent on the value of VREFADC and the SHA gain see (Table II). Three on-screen display inputs OSDIN[2:0] mux to the DAC outputs to enable support for Picture-on-Picture applications. Table I. Analog Input Signal Data Register SHA Setting Description Used Sync_Out 0000 CVBS in on AIN1 0 Figure 1 0001 CVBS in on AIN2 0 Figure 1 0010 CVBS in on AIN3 1 Figure 1 0011 Reserved 1 0100 CVBS in on AIN5 0 Figure 1 0101 CVBS in on AIN6 2 Figure 1 0110 Y/C, Y on AIN1, C on AIN4 0, 1 Figure 2 0111 Y/C, Y on AIN2, C on AIN3 0, 1 Figure 2 1000 YUV, Y on AIN2, U on AIN3, 0, 1, 2 Figure 3 V on AIN6 1001 CVBS on AIN1 and 8 AUX. 0 Figure 1 I/Ps AIN3–AIN6 *. 1010 CVBS on AIN2 and 8 AUX. 0 Figure 1 I/Ps AIN3–AIN6 *. *AUX inputs are single-ended. All other inputs are differential. *Fclk/32, 843 kHz for nominal 27 MHz Table II. Analog Input Signal Range SHA Input Range (V) I/P Mode VREFOUT (V) Gain Min Max Differential 2.2 1 –2.2 +2.2 Differential 2.2 2 –1.1 +1.1 Differential 1.1 1 –1.1 +1.1 Differential 1.1 2 –0.55 +0.55 Single-Ended 2.2 1 0 4.4 Single-Ended 2.2 2 1.1 3.3 Single-Ended 1.1 1 0 2.2 Single-Ended 1.1 2 0.55 1.65 Digital Inputs The DAC digital inputs on the ADV7202 [9:0] are TTL compatible. Data may be latched into the device in three different modes, programmable via I 2C. DAC Mode 1, single clock, single edge (see Figure 10) uses only the rising edge of DACCLK1 to latch data into the device. DACCLK0 is a data line that goes high to indicate that the data is for DAC0. Subsequent data-words go to the next DAC in sequence. DAC Mode 2, dual edge, dual clock (see Figure 11) clocks data in on both edges of DACCLK0 and DACCLK1. Using this option, data can be latched into the device at four times the clock speed. All four DACs are used in this mode. DAC Mode 3, 4:2:2 mode (see Figure 12). Using this option, 4:2:2 video data is latched in using DACCLK1, while DACCLK0 is used as a data line that is brought to a high state when Cr data is input; hence Y will appear on DAC1, Cr on DAC2, and Cb on DAC0. Analog Outputs Analog outputs [DAC0–DAC3] consist of four 10-bit DACs that run at up to 54 MHz or up to 200 MHz if only DAC0 is used. These outputs can be used to output CVBS, S-Video, Compo- nent YCrCb, and RGB. Digital Outputs Video data will be clocked out on DOUT[9:0] on the rising edge of XTAL0 (see Figure 13). Auxiliary data can be read out via I 2C compatible MPU port. I 2C Control I2C operation allows both reading and writing of system registers. Its operation is explained in detail in the MPU Port Descrip- tion section. |
同様の部品番号 - ADV7202_15 |
|
同様の説明 - ADV7202_15 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |