TPL5010

VDD

GND

RSTn

WAKE

DELAY/

M_RST

DONE

1

2

3

4

5

6

TPL5010

www.ti.com

SNAS651 – JANUARY 2015

6 Pin Configuration and Functions

6-Lead

SOT23

Top View

Pin Functions

PIN

DESCRIPTION

APPLICATION INFORMATION

NO.

NAME

1

VDD

P

Supply voltage

2

GND

G

Ground

3

DELAY/

I

Time Interval set and Manual Reset

Resistance between this pin and GND is used to

M_RST

select the time interval. The reset switch is also

connected to this pin.

4

DONE

I

Logic Input for watchdog

Digital signal driven by the µC to indicate successful

functionality

processing of the WAKE signal.

5

WAKE

O

Timer output signal generated every Digital pulsed signal to wake up the µC at the end of

the programmed time interval.

6

RSTn

O

Reset Output (open drain output)

Digital signal to RESET the µC, pull-up resistance is

required

(1)

G= Ground, P= Power, O= Output, I= Input.

Copyright © 2015, Texas Instruments Incorporated

Submit Documentation Feedback

3

Product Folder Links: TPL5010