データシートサーチシステム |
|
LC72717PW-H データシート(PDF) 18 Page - ON Semiconductor |
|
LC72717PW-H データシート(HTML) 18 Page - ON Semiconductor |
18 / 27 page LC72717PW No.A2064-18/27 5h <CTL2>: Control register 2 <Write Only> Register to control the parallel IF setting, vertically-corrected data output method, etc. ADR Register Name Bit Name Description Reset 5h CTL2 7 Reserved Either keep an initial value or set it to 0. 0 6 BLK_RST Block synchronization circuit reset setting *1 1: Reset ON 0: Reset OFF 0 to be set to cancel reset 0 5 DACK DACK signal polarity setting (effective for SP=L only) 0: Negative logic for DACK signal polarity 1: Positive logic for DACK signal polarity 0 4 DREQ DREQ signal polarity setting (effective for SP=L only) 0: Negative logic for DREQ signal polarity 1: Positive logic for DREQ signal polarity 0 3 RDY RDY signal timing setting (effective for SP=L only) 0: Outputs the RDY signal in the timing 1. 1: Outputs the RDY signal in the timing 2. 0 2 VEC_OUT Vertically error corrected data output method changeover setting *2 0: No vertically error corrected output if vertical error correction has not been made 1: All data output even when vertical error correction has not been made 0 1 DMA_RD DMA read control signal selection setting (effective for SP=L only) 0: RD signal used 1: DACK signal used 0 0 DMA DMA transmission function enable setting (effective for SP=L only) 0: DMA transmission not used for reading of corrected data 1: DMA transmission used for reading of corrected data 0 *1 With BLK_RST=1, the block synchronization state and block synchronization protection counter value are cleared. But this does not affect the functions related to frame synchronization. *2 With VEC_OUT=1, one frame of data completely free from error. The data similar to the horizontally-corrected data is output in the timing of output of vertically-corrected data even when vertical correction has not been made. 6h <CRC4>: Layer 4 CRC register <Write Only> Register for data group writing to check the layer 4 CRC. Used on with the parallel IF. The dedicated CCB address is to be used for CCB IF. ADR Register Name Bit Name Description Reset 6h CRC4 7 CRCDAT7 Layer 4 CRC check data setting By writing value consecutively into this register, the layer 4 CRC check of data group comprising multiple bytes can be made. The CRC checked results can be known by checking the CRC4 flag in the status register or CRC4 pin output. 0 6 CRCDAT6 0 5 CRCDAT5 0 4 CRCDAT4 0 3 CRCDAT3 0 2 CRCDAT2 0 1 CRCDAT1 0 0 CRCDAT0 0 |
同様の部品番号 - LC72717PW-H |
|
同様の説明 - LC72717PW-H |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |