データシートサーチシステム |
|
AD7916BRMZ データシート(PDF) 5 Page - Analog Devices |
|
AD7916BRMZ データシート(HTML) 5 Page - Analog Devices |
5 / 26 page Data Sheet AD7915/AD7916 Rev. 0 | Page 5 of 26 TIMING SPECIFICATIONS TA = −40°C to +125°C, VDD = 2.37 V to 2.63 V, VIO = 2.3 V to 5.5 V, CLOAD_SDO = 20 pF, unless otherwise noted. See Figure 2 for voltage levels. Table 3. Parameter Symbol Min Typ Max Unit AD7915 Throughput Rate 1 MSPS Conversion Time: CNV Rising Edge to Data Available tCONV 500 710 ns Acquisition Time tACQ 290 ns Time Between Conversions tCYC 1 μs AD7916 Throughput Rate 500 kSPS Conversion Time: CNV Rising Edge to Data Available tCONV 0.5 1.6 μs Acquisition Time tACQ 400 ns Time Between Conversions tCYC 2 μs CNV Pulse Width (CS Mode) tCNVH 10 ns SCK Period (CS Mode) tSCK VIO Above 4.5 V 10.5 ns VIO Above 3 V 12 ns VIO Above 2.7 V 13 ns VIO Above 2.3 V 15 ns SCK Period (Chain Mode) tSCK VIO Above 4.5 V 11.5 ns VIO Above 3 V 13 ns VIO Above 2.7 V 14 ns VIO Above 2.3 V 16 ns SCK Low Time tSCKL 4.5 ns SCK High Time tSCKH 4.5 ns SCK Falling Edge to Data Remains Valid tHSDO 3 ns SCK Falling Edge to Data Valid Delay tDSDO VIO Above 4.5 V 9.5 ns VIO Above 3 V 11 ns VIO Above 2.7 V 12 ns VIO Above 2.3 V 14 ns CNV or SDI Low to SDO D15 MSB Valid (CS Mode) tEN VIO Above 3 V 10 ns VIO Above 2.3 V 15 ns CNV or SDI High or Last SCK Falling Edge to SDO High Impedance (CS Mode) tDIS 20 ns SDI Valid Setup Time from CNV Rising Edge (CS Mode) tSSDICNV 5 ns SDI Valid Hold Time from CNV Rising Edge (CS Mode) tHSDICNV 2 ns SCK Valid Setup Time from CNV Rising Edge (Chain Mode) tSSCKCNV 5 ns SCK Valid Hold Time from CNV Rising Edge (Chain Mode) tHSCKCNV 5 ns SDI Valid Setup Time from SCK Falling Edge (Chain Mode) tSSDISCK 2 ns SDI Valid Hold Time from SCK Falling Edge (Chain Mode) tHSDISCK 3 ns SDI High to SDO High (Chain Mode with Busy Indicator) tDSDOSDI 15 ns X% VIO1 Y% VIO1 VIH2 VIL2 VIL2 VIH2 tDELAY tDELAY 1FOR VIO ≤ 3.0V, X = 90 AND Y = 10; FOR VIO > 3.0V, X = 70 AND Y = 30. 2MINIMUM VIH AND MAXIMUM VIL USED. SEE THE DIGITAL INPUTS SPECIFICATIONS IN TABLE 3. Figure 2. Voltage Levels for Timing |
同様の部品番号 - AD7916BRMZ |
|
同様の説明 - AD7916BRMZ |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |