SN74AUP1G74

www.ti.com

SCES644D – MARCH 2006 – REVISED DECEMBER 2015

6.7 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

UNIT

0.8 V

21

1.2 V ± 0.1 V

40

1.5 V ± 0.1 V

50

Clock frequency

MHz

1.8 V ± 0.15 V

60

2.5 V ± 0.2 V

90

3.3 V ± 0.3 V

90

0.8 V

3.5

1.2 V ± 0.1 V

2

1.5 V ± 0.1 V

2

CLK high or low

1.8 V ± 0.15 V

2

2.5 V ± 0.2 V

2

3.3 V ± 0.3 V

2

Pulse duration

ns

0.8 V

4.5

1.2 V ± 0.1 V

2

1.5 V ± 0.1 V

2

PRE or CLR low

1.8 V ± 0.15 V

2

2.5 V ± 0.2 V

2

3.3 V ± 0.3 V

2

0.8 V

3

1.2 V ± 0.1 V

1.3

1.5 V ± 0.1 V

1

Data high

1.8 V ± 0.15 V

1

2.5 V ± 0.2 V

0.5

3.3 V ± 0.3 V

0.5

0.8 V

1

1.2 V ± 0.1 V

1.2

1.5 V ± 0.1 V

1

Setup time before CLK

↑

Data low

ns

1.8 V ± 0.15 V

1

2.5 V ± 0.2 V

1

3.3 V ± 0.3 V

1

0.8 V

1

1.2 V ± 0.1 V

0.5

1.5 V ± 0.1 V

0.5

PRE or CLR inactive

1.8 V ± 0.15 V

0.5

2.5 V ± 0.2 V

0.5

3.3 V ± 0.3 V

0.5

0.8 V

0

1.2 V ± 0.1 V

0

1.5 V ± 0.1 V

0

Hold time, data after CLK

↑

ns

1.8 V ± 0.15 V

0

2.5 V ± 0.2 V

0

3.3 V ± 0.3 V

0

(1)

(2)

Copyright © 2006–2015, Texas Instruments Incorporated

Submit Documentation Feedback

7

Product Folder Links: SN74AUP1G74