データシートサーチシステム |
|
74LVC1G123DCURE4 データシート(PDF) 11 Page - Texas Instruments |
|
|
74LVC1G123DCURE4 データシート(HTML) 11 Page - Texas Instruments |
11 / 26 page CLR Cext Rext/Cext R B A Q 1 2 3 7 6 5 SN74LVC1G123 www.ti.com SCES586D – JULY 2004 – REVISED JUNE 2015 8 Detailed Description 8.1 Overview The SN74LVC1G123 device is a single retriggerable monostable multivibrator designed for 1.65-V to 5.5-V VCC operation. This monostable multivibrator features output pulse-duration control by three methods. In the first method, the A input is low, and the B input goes high. In the second method, the B input is high, and the A input goes low. In the third method, the A input is low, the B input is high, and the clear (CLR) input goes high. The output pulse duration is programmed by selecting external resistance and capacitance values. The external timing capacitor must be connected between Cext and Rext/Cext (positive) and an external resistor connected between Rext/Cext and VCC. To obtain variable pulse durations, connect an external variable resistance between Rext/Cext and VCC. The output pulse duration also can be reduced by taking CLR low. Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input pulse. The A and B inputs have Schmitt triggers with sufficient hysteresis to handle slow input transition rates with jitter-free triggering at the outputs. Once triggered, the basic pulse duration can be extended by retriggering the gated low-level-active (A) or high- level-active (B) input. Pulse duration can be reduced by taking CLR low. CLR can be used to override A or B inputs. The input/output timing diagram illustrates pulse control by retriggering the inputs and early clearing. The SN74LVC1G123 device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package. 8.2 Functional Block Diagram 8.3 Feature Description This part is available in the Texas Instruments NanoFree™ package. It supports 5-V VCC operation and accepts inputs up to 5.5 V. The max tpd is 8 ns at 3.3 V. It supports mixed-mode voltage operation on all ports. Down translation can be achieved to VCC from up to 5.5 V. Schmitt-trigger circuitry on A and B inputs allows for slow input transition rates. The device can be edge triggered from active-high or active-low gated logic inputs. It can support up to 100% duty cycle from retriggering. Clear can be used to terminate the output pulse early. Glitch-free power-up reset is on all outputs. Ioff supports live insertion, partial-power-down mode, and back-drive protection. Latch-up performance exceeds 100 mA per JESD 78, Class II. Copyright © 2004–2015, Texas Instruments Incorporated Submit Documentation Feedback 11 Product Folder Links: SN74LVC1G123 |
同様の部品番号 - 74LVC1G123DCURE4 |
|
同様の説明 - 74LVC1G123DCURE4 |
|
|
リンク URL |
プライバシーポリシー |
ALLDATASHEET.JP |
ALLDATASHEETはお客様のビジネスに役立ちますか? [ DONATE ] |
Alldatasheetは | 広告 | お問い合わせ | プライバシーポリシー | リンク交換 | メーカーリスト All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |