データシートサーチシステム
  Japanese  ▼
ALLDATASHEET.JP

X  

AD6643 データシート(PDF) 8 Page - Analog Devices

部品番号 AD6643
部品情報  Dual IF Receiver
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
メーカー  AD [Analog Devices]
ホームページ  http://www.analog.com
Logo AD - Analog Devices

AD6643 データシート(HTML) 8 Page - Analog Devices

Back Button AD6643_12 Datasheet HTML 4Page - Analog Devices AD6643_12 Datasheet HTML 5Page - Analog Devices AD6643_12 Datasheet HTML 6Page - Analog Devices AD6643_12 Datasheet HTML 7Page - Analog Devices AD6643_12 Datasheet HTML 8Page - Analog Devices AD6643_12 Datasheet HTML 9Page - Analog Devices AD6643_12 Datasheet HTML 10Page - Analog Devices AD6643_12 Datasheet HTML 11Page - Analog Devices AD6643_12 Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 40 page
background image
AD6643
Data Sheet
Rev. C | Page 8 of 40
SWITCHING SPECIFICATIONS
Table 4.
AD6643-200
AD6643-250
Parameter
Symbol
Temperature
Min
Typ
Max
Min
Typ
Max
Unit
CLOCK INPUT PARAMETERS
Input Clock Rate
Full
625
625
MHz
Conversion Rate1
Full
40
200
40
250
MSPS
CLK Period—Divide-by-1 Mode2
tCLK
Full
4.0
4
ns
CLK Pulse Width High2
tCH
Divide-by-1 Mode, DCS Enabled
Full
2.25
2.5
2.75
1.8
2.0
2.2
ns
Divide-by-1 Mode, DCS Disabled
Full
2.375
2.5
2.625
1.9
2.0
2.1
ns
Divide-by-2 Through Divide-by-8 Modes, DCS
Enabled
Full
0.8
0.8
ns
DATA OUTPUT PARAMETERS (DATA, OR)
1.0
LVDS Mode
0.1
Data Propagation Delay2
tPD
Full
6.0
6.0
ns
DCO Propagation Delay2
tDCO
Full
6.7
6.7
ns
DCO to Data Skew2
tSKEW
Full
0.4
0.7
1.0
0.4
0.7
1.0
ns
Pipeline Delay (Latency)
Full
10
10
Cycles3
NSR Enabled
Full
13
13
Cycles3
Aperture Delay4
tA
Full
1.0
1.0
ns
Aperture Uncertainty (Jitter)4
tJ
Full
0.1
0.1
ps rms
Wake-Up Time (from Standby)
Full
10
10
μs
Wake-Up Time (from Power-Down)
Full
250
250
μs
OUT-OF-RANGE RECOVERY TIME
Full
3
3
Cycles
1
Conversion rate is the clock rate after the divider.
2
See Figure 2 for timing diagram.
3
Cycles refers to ADC input sample rate cycles.
4
Not shown in timing diagrams.
TIMING SPECIFICATIONS—AD6643-200/AD6643-250
Table 5.
Parameter
Conditions
Min
Typ
Max
Unit
SYNC TIMING REQUIREMENTS
See Figure 3 for timing details
tSSYNC
SYNC to the rising edge of CLK setup time
0.3
ns
tHSYNC
SYNC to the rising edge of CLK hold time
0.4
ns
SPI TIMING REQUIREMENTS
See Figure 59 for SPI timing diagram
tDS
Setup time between the data and the rising edge of SCLK
2
ns
tDH
Hold time between the data and the rising edge of SCLK
2
ns
tCLK
Period of the SCLK
40
ns
tS
Setup time between CSB and SCLK
2
ns
tH
Hold time between CSB and SCLK
2
ns
tHIGH
Minimum period that SCLK should be in a logic high state
10
ns
tLOW
Minimum period that SCLK should be in a logic low state
10
ns
tEN_SDIO
Time required for the SDIO pin to switch from an input to an output
relative to the SCLK falling edge (not shown in Figure 59)
10
ns
tDIS_SDIO
Time required for the SDIO pin to switch from an output to an input
relative to the SCLK rising edge (not shown in Figure 59)
10
ns


同様の部品番号 - AD6643_12

メーカー部品番号データシート部品情報
logo
Analog Devices
AD6643 AD-AD6643_17 Datasheet
1Mb / 41P
   Dual IF Receiver
More results

同様の説明 - AD6643_12

メーカー部品番号データシート部品情報
logo
Analog Devices
AD6642 AD-AD6642_17 Datasheet
1Mb / 33P
   Dual IF Receiver
AD6643 AD-AD6643_17 Datasheet
1Mb / 41P
   Dual IF Receiver
AD6642 AD-AD6642 Datasheet
1Mb / 32P
   Dual IF Receiver
REV. 0
AD6659 AD-AD6659 Datasheet
1Mb / 40P
   Dual IF Receiver
REV. A
logo
Texas Instruments
ADS58C28 TI1-ADS58C28 Datasheet
2Mb / 67P
[Old version datasheet]   Dual Channel IF Receiver with SNRBoost3G
ADS58C28 TI-ADS58C28 Datasheet
2Mb / 67P
[Old version datasheet]   Dual Channel IF Receiver with SNRBoost3G
ADS58C28 TI1-ADS58C28_14 Datasheet
2Mb / 68P
[Old version datasheet]   Dual Channel IF Receiver with SNRBoost3G
logo
Analog Devices
AD6673 AD-AD6673_17 Datasheet
1Mb / 46P
   80 MHz Bandwidth, Dual IF Receiver
logo
Texas Instruments
ADS58C28IRGCR TI1-ADS58C28IRGCR Datasheet
2Mb / 67P
[Old version datasheet]   Dual Channel IF Receiver with SNRBoost3G
logo
Analog Devices
AD6673 AD-AD6673 Datasheet
1Mb / 45P
   80 MHz Bandwidth, Dual IF Receiver
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


データシート ダウンロード

Go To PDF Page


リンク URL




プライバシーポリシー
ALLDATASHEET.JP
ALLDATASHEETはお客様のビジネスに役立ちますか?  [ DONATE ] 

Alldatasheetは   |   広告   |   お問い合わせ   |   プライバシーポリシー   |   リンク交換   |   メーカーリスト
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com